项目四 组合逻辑电路的设计与分析
-
Upload
brett-potter -
Category
Documents
-
view
92 -
download
1
description
Transcript of 项目四 组合逻辑电路的设计与分析
-
4.1 4.2 4.3
-
; ;
-
4.1 :,.:,.4.1.2 : 4.1.1
-
1 1 2 32 1 2 3
-
1
-
abcd1G11G0 , abcd G
a b c dGa b c dG0 0 0 00 0 0 10 0 1 00 0 1 10 1 0 00 1 0 10 1 1 00 1 1 1011010011 0 0 01 0 0 11 0 1 01 0 1 11 1 0 01 1 0 11 1 1 01 1 1 110010110
-
F=G G`2 GGGF1F0 GGabcdabcdG10100abcdG1100
-
3
-
1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0 00 0 10 1 00 1 11 0 01 0 11 1 01 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0
-
4
-
1ENEN=12EN=0A2A1A0
Y
100000000 0 0 00 0 10 1 00 1 11 0 01 0 11 1 0 1 1 1 D0 D1 D2 D3 D4 D5 D6 D70D0D1D2D3D4D5D6D7
-
8A0~A2000~1118Y74LS1518
-
5 74LS151 74LS15174LS151 3A2A1A0ABC3D
-
4.2
-
ABCABCB ABC 10FF 1F 0,
-
1. Y0~Y9Y9 Y0 Y0~Y910 2nN=10n=44 ,
-
4DCBA16Y0~Y9
1 1 1 1 1 1 1 1 1 01 1 1 1 1 1 1 1 01 1 1 1 1 1 1 01 1 1 1 1 1 01 1 1 1 1 01 1 1 1 01 1 1 01 1 0 1 00 1 1 1 11 1 1 01 1 0 11 1 0 01 0 1 11 0 1 01 0 0 11 0 0 00 1 1 10 1 1 0
-
2. Ai Bi Ci-1 Si Ci ,
-
Ai Bi Ci-1Si Ci0 0 00 0 10 1 00 1 11 0 01 0 11 1 01 1 10 01 01 00 11 00 10 11 1
-
114
- 344AB ai bi limigi1ai>biai
-
1
aibilimigi00110101001001001000
- ,, A=a3a2a1a0B=b3b2b1b0LMG1A>BAbiai
-
L(A>B)M(Ab3a3=b3, a2>b2, a3=b3, a2=b2, a1>b1, a3=b3, a3=b3, a3=b3,a0>b0
g3 g2 g1 g0m3 m2 m1 m0M X X X X1 X X X1 1 X X1 1 1 X1 X X XX 1 X XX X 1 XX X X 11111a3
-
4
-
4.3
-
10.6 10.8 10.9 10.10
ab
10.114