IC CAD 실험 Analog part - Yonsei...

26
IC CAD 실험 Analog part 1 *

Transcript of IC CAD 실험 Analog part - Yonsei...

Page 1: IC CAD 실험 Analog part - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_iccad/lecture/ICCAD... · 2015-05-01 · 26 *Cadence schematic editor [레포트과제] OTA Edit and Simulation

IC CAD 실험 Analog part

1

*

Page 2: IC CAD 실험 Analog part - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_iccad/lecture/ICCAD... · 2015-05-01 · 26 *Cadence schematic editor [레포트과제] OTA Edit and Simulation

2

*Analog circuit designTR level circuit design

TR level simulation

Layout

Post layout simulation

Fabrication

Hspice, cadence 를이용한 TR level circuit design & simulation

Clkpi

Clkpi+1 Clkni+1

Clkni

VcontVbias

Vload

Page 3: IC CAD 실험 Analog part - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_iccad/lecture/ICCAD... · 2015-05-01 · 26 *Cadence schematic editor [레포트과제] OTA Edit and Simulation

3

*Cadence schematic editorExample> Inverter 설계및시뮬레이션

cp ../cadence . –rfcd cadence

icfb &

Page 4: IC CAD 실험 Analog part - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_iccad/lecture/ICCAD... · 2015-05-01 · 26 *Cadence schematic editor [레포트과제] OTA Edit and Simulation

4

*Cadence schematic editorExample> Inverter 설계및시뮬레이션

Tools Library manager

Page 5: IC CAD 실험 Analog part - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_iccad/lecture/ICCAD... · 2015-05-01 · 26 *Cadence schematic editor [레포트과제] OTA Edit and Simulation

5

*Cadence schematic editorExample> Inverter 설계및시뮬레이션

Library manager File New Library Name 에 CH2 라고쓴다.

Page 6: IC CAD 실험 Analog part - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_iccad/lecture/ICCAD... · 2015-05-01 · 26 *Cadence schematic editor [레포트과제] OTA Edit and Simulation

6

*Cadence schematic editorExample> Inverter 설계및시뮬레이션

Technology File 불러오기 MOSFET 에대한 model 이정의되어있는파일

Page 7: IC CAD 실험 Analog part - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_iccad/lecture/ICCAD... · 2015-05-01 · 26 *Cadence schematic editor [레포트과제] OTA Edit and Simulation

7

*Cadence schematic editorExample> Inverter 설계및시뮬레이션

Technology File 불러오기 MOSFET 에대한 model 이정의되어있는파일

../../ 두번올라가신뒤/2011_2_ICCAD 에서FreePDK45_ic5141.tf 라는파일을선택!!OK 연타

Page 8: IC CAD 실험 Analog part - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_iccad/lecture/ICCAD... · 2015-05-01 · 26 *Cadence schematic editor [레포트과제] OTA Edit and Simulation

8

*Cadence schematic editorExample> Inverter 설계및시뮬레이션

Library manager File New Cell View Library Name CH2Cell name inverter Tool Composer-Schematic

Page 9: IC CAD 실험 Analog part - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_iccad/lecture/ICCAD... · 2015-05-01 · 26 *Cadence schematic editor [레포트과제] OTA Edit and Simulation

9

*Cadence schematic editorExample> Inverter 설계및시뮬레이션

Schematic editor

단축키E : Display optionI : Instance 불러오기C : copyW: wire 그리기P : Pin 불러오기Q: Instance 의상태보기F : 화면크기 fit

Page 10: IC CAD 실험 Analog part - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_iccad/lecture/ICCAD... · 2015-05-01 · 26 *Cadence schematic editor [레포트과제] OTA Edit and Simulation

10

*Cadence schematic editorExample> Inverter 설계및시뮬레이션

Schematic 창에서단축키 I 를누른다. Browse Devices PMOS_VTLsymbol

Page 11: IC CAD 실험 Analog part - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_iccad/lecture/ICCAD... · 2015-05-01 · 26 *Cadence schematic editor [레포트과제] OTA Edit and Simulation

11

*Cadence schematic editorExample> Inverter 설계및시뮬레이션

Add Instance 창이바뀐다.

커서를editor 위에올리면symbol 이보인다.

Width 와 length 에각각 10um, 0.05um 를써넣는다.

Symbol 의방향을바꿔줄수있다.

Page 12: IC CAD 실험 Analog part - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_iccad/lecture/ICCAD... · 2015-05-01 · 26 *Cadence schematic editor [레포트과제] OTA Edit and Simulation

12

*Cadence schematic editorExample> Inverter 설계및시뮬레이션

PMOS를가져다붙이고같은방식으로 NMOS 를 schematic editor 에붙인다.

Page 13: IC CAD 실험 Analog part - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_iccad/lecture/ICCAD... · 2015-05-01 · 26 *Cadence schematic editor [레포트과제] OTA Edit and Simulation

13

*Cadence schematic editorExample> Inverter 설계및시뮬레이션

W 를눌러서와이어를연결해준다.

Page 14: IC CAD 실험 Analog part - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_iccad/lecture/ICCAD... · 2015-05-01 · 26 *Cadence schematic editor [레포트과제] OTA Edit and Simulation

14

*Cadence schematic editorExample> Inverter 설계및시뮬레이션

P 를눌러서 port 를만들어준다.

Pin name 결정

Pin direction 결정In : input으로결정Out : output 으로결정Vdd, Vss : inputoutput으로결정해준다.

Page 15: IC CAD 실험 Analog part - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_iccad/lecture/ICCAD... · 2015-05-01 · 26 *Cadence schematic editor [레포트과제] OTA Edit and Simulation

15

*Cadence schematic editorExample> Inverter 설계및시뮬레이션

P 를눌러서 port 를만들어준다. 각각의 port 의방향을바꾸려면, 마우스오른쪽클릭을통해 rotate 시킬수있다. 와이어를통해서 port 와회로를연결해주자.연결후에는 save 해준다.

save

Page 16: IC CAD 실험 Analog part - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_iccad/lecture/ICCAD... · 2015-05-01 · 26 *Cadence schematic editor [레포트과제] OTA Edit and Simulation

16

*Cadence schematic editorExample> Inverter 설계및시뮬레이션

Design Create Cellview From Cellview OK click

Page 17: IC CAD 실험 Analog part - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_iccad/lecture/ICCAD... · 2015-05-01 · 26 *Cadence schematic editor [레포트과제] OTA Edit and Simulation

17

*Cadence schematic editorExample> Inverter 설계및시뮬레이션

Symbol 완성!

Page 18: IC CAD 실험 Analog part - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_iccad/lecture/ICCAD... · 2015-05-01 · 26 *Cadence schematic editor [레포트과제] OTA Edit and Simulation

18

*Cadence schematic editorExample> Inverter 설계및시뮬레이션깔끔하게 symbol 을정리해주고 save 해준다.

save

Page 19: IC CAD 실험 Analog part - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_iccad/lecture/ICCAD... · 2015-05-01 · 26 *Cadence schematic editor [레포트과제] OTA Edit and Simulation

19

*Cadence schematic editorExample> Inverter 설계및시뮬레이션

Inverter 2 단의연결새로운 cellview inverter2 를만든다. (File New cell view)

Page 20: IC CAD 실험 Analog part - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_iccad/lecture/ICCAD... · 2015-05-01 · 26 *Cadence schematic editor [레포트과제] OTA Edit and Simulation

20

*Cadence schematic editorExample> Inverter 설계및시뮬레이션

I 눌러서 instance 불러오자!

앞서만든 inverter 의symbol 을불러올수있다.

Page 21: IC CAD 실험 Analog part - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_iccad/lecture/ICCAD... · 2015-05-01 · 26 *Cadence schematic editor [레포트과제] OTA Edit and Simulation

21

*Cadence schematic editorExample> Inverter 설계및시뮬레이션

Symbol 2개를불러서 wire 로연결후, port 까지연결후, save 한다.

Page 22: IC CAD 실험 Analog part - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_iccad/lecture/ICCAD... · 2015-05-01 · 26 *Cadence schematic editor [레포트과제] OTA Edit and Simulation

22

*Cadence schematic editorExample> Inverter 설계및시뮬레이션

설계된 inverter 를 hspice용 sp file 로 export 한다.ICFB main 창에서 file export CDL 선택한다.

Page 23: IC CAD 실험 Analog part - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_iccad/lecture/ICCAD... · 2015-05-01 · 26 *Cadence schematic editor [레포트과제] OTA Edit and Simulation

23

*Cadence schematic editorExample> Inverter 설계및시뮬레이션

설계된 inverter 를 hspice용 sp file 로 export 한다.ICFB main 창에서 file export CDL 선택한다.

Click!

Filename.sp

Page 24: IC CAD 실험 Analog part - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_iccad/lecture/ICCAD... · 2015-05-01 · 26 *Cadence schematic editor [레포트과제] OTA Edit and Simulation

24

*Cadence schematic editorExample> Inverter 설계및시뮬레이션

설계된 inverter 를 hspice용 sp file 로 export 한다.ICFB main 창에서 file export CDL 선택한다.

가끔 fail 되는경우가있다.이는 schematic editor 창에서 save 를안했기때문이다. 매번수정때마다 save 를눌러주는습관을들이도록한다.

Page 25: IC CAD 실험 Analog part - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_iccad/lecture/ICCAD... · 2015-05-01 · 26 *Cadence schematic editor [레포트과제] OTA Edit and Simulation

25

*Cadence schematic editorExample> Inverter 설계및시뮬레이션

[ICCAD@train##]/2015_1_ICCAD/2015_1_iccad##/cadence> ls

[ICCAD@train##]/2015_1_ICCAD/2015_1_iccad##/cadence> vi inverter2.sp

ls command 를입력하면, cadence folder 에방금전에 export 한 inverter2.sp 라는 file 이있음을알수있다. 이 file 이 cadence schematic editor 로설계한회로를 hspice용 netlist로변환시킨 file 이되겠다.

Page 26: IC CAD 실험 Analog part - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_iccad/lecture/ICCAD... · 2015-05-01 · 26 *Cadence schematic editor [레포트과제] OTA Edit and Simulation

26

*Cadence schematic editor[레포트과제] OTA Edit and Simulation

DC, AC, Transient(10mV 100kHz sine wave) sweep 후파형확인

Cadence 로그리고 .sp파일 export 하여 Hspice simulation 할것!

레포트에 Cadence schematic 과 symbol 캡쳐하여추가할것!

25u(W)50n(L)

25u(W)50n(L)

10u(W)50n(L)

10u(W)50n(L)

10u(W)0.3u(L)

25u(W)0.3u(L)

25u(W)0.3u(L)

25u(W)0.3u(L)

10u(W)0.3u(L)

10u(W)0.3u(L)

20u(W)0.3u(L)

20u(W)0.3u(L)

50u(W)0.3u(L)

50u(W)0.3u(L)

100fF

VDD = 1V

Ground (0V)

In+ In-out