HW-SW Co-Simulation 王甦群 R91921007 Graduate Institute of Electrical Engineering National Taiwan...
-
Upload
posy-wilkins -
Category
Documents
-
view
220 -
download
0
description
What is Verification? Verification is the task of ensuring that a design is correct and complete. Such assurance can prevent time-consuming debugging at low abstraction levels and iterating back to high abstraction levels. Correctness means that the design implements its specification accurately. Completeness means that the design ’ s specification described appropriate output responses to all relevant input sequences. + + A B C If C=A+B ?