CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits...

35
CMPEN 411 L05 S.1 CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’s Digital Integrated Circuits, Second Edition, ©2003 J. Rabaey, A. Chandrakasan, B. Nikolic]

Transcript of CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits...

Page 1: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.1

CMPEN 411VLSI Digital Circuits

Lecture 05: IC Manufacturing

Kyusun Choi

[Adapted from Rabaey’s Digital Integrated Circuits, Second Edition, ©2003 J. Rabaey, A. Chandrakasan, B. Nikolic]

Page 2: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.2

Review: CMOS Inverter

VDD

Vout

CL

Vin

Full rail-to-rail swing high noise margins

Low output impedance

High input impedance

No direct path steady-state between power and ground no static power dissipation

Propagation delay a function of load capacitance and on resistance of transistors

Page 3: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.3

CMOS Transistor

Page 4: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.4

CMOS Chip

Page 5: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.5

Growing the Silicon Ingot

From Smithsonian, 2000

Page 6: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.6

oxidationoptical

mask

process

step

photoresist coatingphotoresist

removal

(ashing)

spin, rinse,

dryacid etch

photoresist

development

stepper

exposure

Photolithographic Process

Page 7: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.7

A Modern CMOS Process

p-

p-epi

p well n well

p+n+

gate oxide

Al (Cu)

SiO2

SiO2

TiSi2

Dual-Well Trench-Isolated CMOS

field oxide

Page 8: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.8

CMOS Process at a Glance

Define active areas

Etch and fill trenches

Implant well regions

Deposit and patternpolysilicon layer

Implant source and drainregions and substrate contacts

Create contact and via windowsDeposit and pattern metal layers

One full photolithographysequence per layer (mask)

Built (roughly) from the bottom up

5 metal 2

4 metal 1

2 polysilicon

3 source and drain diffusions

1 tubs (aka wells, active areas)

exception!

Q: Why build poly before building diffusion?

Page 9: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.9

Patterning - Photolithography

1. Oxidation

2. Photoresist (PR) coating

3. Stepper exposure

4. Photoresist development and bake

5. Acid etchingUnexposed (negative PR)Exposed (positive PR)

6. Spin, rinse, and dry

7. Processing stepIon implantationPlasma etchingMetal deposition

8. Photoresist removal (ashing)

mask

SiO2 PR

UV light

Page 10: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.10

Example of Patterning of SiO2

Si-substrate

Silicon base material

Si-substrate

3. Stepper exposure

UV-light

Patternedoptical mask

Exposed resist

1&2. After oxidation and

deposition of negative

photoresist

Photoresist

SiO2

Si-substrate

Si-substrate

SiO2

8. Final result after

removal of resist

Si-substrate

SiO2

5. After etching

Hardened resist

SiO2

Si-substrate

4. After development and

etching of resist, chemical or

plasma etch of SiO2

Hardened resist

Chemical or plasmaetch

Page 11: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.11

Self-Aligned Gates

1. Create thin oxide in the “active” regions, thick elsewhere

2. Deposit polysilicon

3. Etch thin oxide from active region (poly acts as a mask for the diffusion)

4. Implant dopant

Page 12: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.12

Simplified CMOS Inverter Process

cut line

p well

Page 13: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.13

P-Well Mask

Page 14: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.14

Active Mask

Page 15: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.15

Poly Mask

Page 16: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.16

P+ Select Mask

Page 17: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.17

N+ Select Mask

Page 18: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.18

Contact Mask

Page 19: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.19

Metal Mask

Page 20: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.20

Mask Cost vs. Engineering Cost for ASIC

Page 21: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.21

Layout Editor: max Design Frame

Page 22: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.22

max Layer Representation

Metals (five) and vias/contacts between the interconnect levels

Note that m5 connects only to m4, m4only to m3, etc., and m1 only to poly, ndif, and pdif

Some technologies support “stacked vias”

Wells (nw) and other select areas (pplus, nplus, prb)

Active – active areas on/in substrate (poly gates, transistor channels (nfet, pfet), source and drain diffusions (ndif, pdif), and well contacts (nwc, pwc))

Page 23: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.23

CMOS Inverter max Layout

VDD

GND

NMOS (2/.24 = 8/1)

PMOS (4/.24 = 16/1)

metal2

metal1polysilicon

InOut

metal1-poly via

metal2-metal1 via

metal1-diff via

pfet

nfet

pdif

ndif

Page 24: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.24

Simplified Layouts in max

Online design rule checking (DRC)

Automatic fet generation (just overlap poly and diffusion and it creates a transistor)

Simplified via/contact generation

v12, v23, v34, v45

ct, nwc, pwc

0.44 x 0.44 m1

0.3 x 0.3 ct

0.44 x 0.44 poly

Page 25: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.25

Design Rule Checker

poly_not_fet to all_diff minimum spacing = 0.14 um

Page 26: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.26

Design Rules

Interface between the circuit designer and process engineer

Guidelines for constructing process masks

Unit dimension: minimum line width

scalable design rules: lambda parameter

absolute dimensions: micron rules

Rules constructed to ensure that design works even when small fab errors (within some tolerance) occur

A complete set includes

set of layers

intra-layer: relations between objects in the same layer

inter-layer: relations between objects on different layers

Page 27: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.27

Why Have Design Rules?

To be able to tolerate some level of fabrication errors such as

1. Mask misalignment

2. Dust

3. Process parameters (e.g., lateral diffusion)

4. Rough surfaces

Page 28: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.28

Designed

Result

decreasing dimension

Why Have Design Rules?

Page 29: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.29

Intra-Layer Design Rule Origins

Minimum dimensions (e.g., widths) of objects on each layer to maintain that object after fab

minimum line width is set by the resolution of the patterning process (photolithography)

Minimum spaces between objects (that are not related) on the same layer to ensure they will not short after fab

0.15

0.150.3 micron

0.3 micron

Page 30: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.30

Inter-Layer Design Rule Origins

1. Transistor rules – transistor formed by overlap of active and poly layers

Transistors

Catastrophic error

Unrelated Poly & Diffusion

Thinner diffusion,but still working

Page 31: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.31

Transistor Layout

1

2

5

3

Transistor

Page 32: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.33

3D IC

http://www.research.ibm.com/resources/news/20021111_3d_ic.shtml

Page 33: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.34

Device Layer 2Vertical Interconnect

Silicon

1

A Representative IC

Multiple layers of active devices

Vertical interconnects between layers

Device Layer

Silicon

3D IC

1

Page 34: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.35

IBM “Assembly” Approach to 3D IC Fabrication

Device layers stacked using wafer bonding

Each layer fabricated by conventional processes

Layers fabricated and tested simultaneously

Circuit Layer 1

Circuit Layer 2

3D IC

GLASS

Attach circuit to glass handle wafer

Remove original substrate

Align & bond top circuit to bottom circuit

Remove handle wafer & adhesives

Form vertical interconnects

BOX

SOI

Page 35: CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing · CMPEN 411 VLSI Digital Circuits Lecture 05: IC Manufacturing Kyusun Choi [Adapted from Rabaey’sDigital Integrated

CMPEN 411 L05 S.36

Next Lecture and Reminders

Next lecture

Static complementary CMOS gate design

- Reading assignment – Rabaey, et al, 6.1-6.2.1


GELE5340 Circuits ITGÉ (VLSI)

GELE5340 Circuits ITGÉ (VLSI)

Pengertian VLSI

Pengertian VLSI

Transístores de passagemjcf/ensino/disciplinas/... · VLSI Transístores de passagem 2 Conteúdo Inclui figuras de: J. Rabaey, A. Chandrakasan, B. Nikolic Digital Integrated Circuits,

Transístores de passagemjcf/ensino/disciplinas/... · VLSI Transístores de passagem 2 Conteúdo Inclui figuras de: J. Rabaey, A. Chandrakasan, B. Nikolic Digital Integrated Circuits,

Graphes k-partis et conception de circuits VLSI Pierre Fouilhoux Maitre de Conférences Université Pierre et Marie Curie - LIP6 Directeur: A. Ridha Mahjoub.

Graphes k-partis et conception de circuits VLSI Pierre Fouilhoux Maitre de Conférences Université Pierre et Marie Curie - LIP6 Directeur: A. Ridha Mahjoub.

Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 12 Arithmetic Circuits in CMOS VLSI Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept.

Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 12 Arithmetic Circuits in CMOS VLSI Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept.

Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 07 Electronic Analysis of CMOS Logic Gates Introduction to VLSI Circuits and Systems 積體電路概論.

Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 07 Electronic Analysis of CMOS Logic Gates Introduction to VLSI Circuits and Systems 積體電路概論.

EE 709:Testing & Verification of VLSI Circuitsviren/Courses/2012/EE709/Lecture1... · EE 709:Testing & Verification of VLSI Circuits Introduction Virendra Singh Associate Professor

EE 709:Testing & Verification of VLSI Circuitsviren/Courses/2012/EE709/Lecture1... · EE 709:Testing & Verification of VLSI Circuits Introduction Virendra Singh Associate Professor

Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 01 An Overview of VLSI Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic.

Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 01 An Overview of VLSI Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic.

GELE5340 Circuits ITGÉ (VLSI) · 2012-01-17 · GELE5340 – Gabriel Cormier, Université de Moncton 4 Circuits intégrés •Circuits ITGÉ: Intégrés à Très Grande Échelle

GELE5340 Circuits ITGÉ (VLSI) · 2012-01-17 · GELE5340 – Gabriel Cormier, Université de Moncton 4 Circuits intégrés •Circuits ITGÉ: Intégrés à Très Grande Échelle

3 - 1 3 - 1 Introduction to VLSI Circuits and Systems 第 3 章 Physical Structure of CMOS Integrated Circuits 3.1 積體電路層.

3 - 1 3 - 1 Introduction to VLSI Circuits and Systems 第 3 章 Physical Structure of CMOS Integrated Circuits 3.1 積體電路層.

Logic Design with MOSFETseecs.wsu.edu/~daehyun/teaching/2017_EE434/Handouts/01-Logic_Des… · References • John P. Uyemura, “Introduction to VLSI Circuits and Systems,” 2002.

Logic Design with MOSFETseecs.wsu.edu/~daehyun/teaching/2017_EE434/Handouts/01-Logic_Des… · References • John P. Uyemura, “Introduction to VLSI Circuits and Systems,” 2002.

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

On digital VLSI circuits exploiting collision-based fusion ...

On digital VLSI circuits exploiting collision-based fusion ...

Introduction to CMOS VLSI Design Clock Skew-tolerant circuits.

Introduction to CMOS VLSI Design Clock Skew-tolerant circuits.

GELE5340 Circuits ITGÉ (VLSI)...GELE5340 – Gabriel Cormier, Université de Moncton 2 Contenu du chapitre • Introduction à la fabrication des circuits intégrés On verra en gros

GELE5340 Circuits ITGÉ (VLSI)...GELE5340 – Gabriel Cormier, Université de Moncton 2 Contenu du chapitre • Introduction à la fabrication des circuits intégrés On verra en gros

Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 00 Preface Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering.

Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 00 Preface Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering.

EC1354 VLSI DESIGN - · PDF fileEC1354 – VLSI DESIGN ... John P. Uyemura, “Introduction to VLSI Circuits and Systems”, ... VLSI stands for "Very Large Scale Integration"

EC1354 VLSI DESIGN - · PDF fileEC1354 – VLSI DESIGN ... John P. Uyemura, “Introduction to VLSI Circuits and Systems”, ... VLSI stands for "Very Large Scale Integration"

Tip Sheet for 2013 Symposia on VLSI Technology and Circuits...京都発--この Tip Sheet は2013 VLSI Technology シンポジウムとVLSI Circuits シン ポジウムにおいて発表される論文のうち、いくつかの最もニュース性の高い論文につ

Tip Sheet for 2013 Symposia on VLSI Technology and Circuits...京都発--この Tip Sheet は2013 VLSI Technology シンポジウムとVLSI Circuits シン ポジウムにおいて発表される論文のうち、いくつかの最もニュース性の高い論文につ

Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑.

Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑.

Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 10 System Specifications Using Verilog HDL Introduction to VLSI Circuits and Systems 積體電路概論.

Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 10 System Specifications Using Verilog HDL Introduction to VLSI Circuits and Systems 積體電路概論.