Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O...
Transcript of Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O...
![Page 1: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/1.jpg)
ProgrammableProgrammable LogicLogic DesignDesign
Grzegorz BudzyGrzegorz Budzyńń
LLectureecture 3:3:FPGA FPGA -- programming environmentprogramming environment
![Page 2: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/2.jpg)
Plan• Introduction
• Xilinx ISE
– ISE WebPack features
– Logic Edition features
– Embedded Edition features
– DSP Edition features
• Xilinx Vivado
![Page 3: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/3.jpg)
Introduction
• Each larger producer has its own
programming environment
• Main functions:
– VHDL/Verilog/ABEL editor
– Synthesizer
– Fitter
– Simulator
![Page 4: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/4.jpg)
What is VHDL?
VHDL is a way of describing the operation
of a system
![Page 5: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/5.jpg)
Design flow
![Page 6: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/6.jpg)
RTL – what is that?
• RTL – Register Transfer Level
• A design abstraction which models a
synchronous digital circuit in terms of the flow
of digital signals between hardware registers,
and the logical operations performed on those
signals
• Intermediate level between HDL and actual
wiring
• Like .obj file in C or ASSEMBLER
![Page 7: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/7.jpg)
Xilinx ISE environment
![Page 8: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/8.jpg)
Xilinx ISE - introduction
• Xilinx delivers its software free of charge (with
some limitations)
• There are five versions of the software:
– ISE WebPack
– Logic Edition
– Embedded Edition
– DSP Edition
– System Edition
![Page 9: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/9.jpg)
Xilinx ISE - introduction
![Page 10: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/10.jpg)
ISE WebPack features
![Page 11: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/11.jpg)
Project Navigator• Project Navigator integrates the tools and gets
design process started quicker in an easy-to-use graphical interface
• All Editions of the ISE® Design Suite include the ISE Project Navigator which provides:
– project and design source management,
– easy access to running all necessary steps in the ISE design flow,
– access to viewing and analyzing design results
![Page 12: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/12.jpg)
Project Navigator
![Page 13: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/13.jpg)
Project Navigator• All Editions of the ISE® Design Suite include the ISE
Project Navigator which provides:
– access to intuitive Architecture Wizards and IP catalog,
– language templates,
– graphical tools to assist with I/O planning,
– constraint entry,
– design analysis,
– ISim HDL simulator,
– error navigation to Answer Records on the Web
– much more.
![Page 14: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/14.jpg)
Project Navigator
![Page 15: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/15.jpg)
ISE WebPack features - CORE
![Page 16: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/16.jpg)
CORE generator system
![Page 17: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/17.jpg)
CORE generator system
• Xilinx CORE Generator™ System accelerates design
time by providing access to highly parameterized
Intellectual Properties (IP) for Xilinx FPGAs and is
included in the ISE® Design Suite
• CORE Generator provides a catalog of architecture
specific, domain-specific (embedded, connectivity
and DSP), and market specific IP (Automotive,
Consumer, Mil/Aero, Communications, Broadcast
etc.).
![Page 18: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/18.jpg)
CORE generator system
• User-customizable IP functions range in complexity from commonly used functions, such as memories and FIFOs, to system-level building blocks, such as filters and transforms.
• Using IP blocks can save days to months of design time. The highly optimized IP allows FPGA designers to focus efforts on building designs quicker while helping bring products to market faster.
![Page 19: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/19.jpg)
CORE generator system
![Page 20: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/20.jpg)
CORE generator system
![Page 21: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/21.jpg)
ISE WebPack features - PlanAhead
![Page 22: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/22.jpg)
PlanAhead Design Analysis Tool
![Page 23: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/23.jpg)
PlanAhead Design Analysis Tool
• The PlanAhead environment enables
exploration and experimentation with various
implementation strategies
– Without running synthesis!
– All resources are supported
– All FPGA families are supported
– 100x faster then synthesis
– 15.4% accuracy �
![Page 24: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/24.jpg)
PlanAhead Design Analysis Tool
• PlanAhead - design and analysis software
• Streamlines design iterations between synthesis and implementation
• Implementation and timing results can be viewed to easily analyze critical logic, and make targeted decisions to improve design performance with floorplanning, constraint modification, and multiple implementation tool options
• This helps to make tradeoffs between RTL Coding and Synthesis and Implementation, with extensive design exploration and analysis features.
![Page 25: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/25.jpg)
PlanAhead Design Flow
![Page 26: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/26.jpg)
ISE WebPack features - Simulator
![Page 27: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/27.jpg)
XST synthesis tool
• Xilinx Synthesis Technology (XST) allows
synthesis of HDL designs to create Xilinx
specific netlist files
• Specially optimized algorithms to leverage the
advanced architectures of the Xilinx FPGA
families,
• XST offers designers a low-cost design solution
to achieve optimal design results.
![Page 28: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/28.jpg)
ISE simulator
![Page 29: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/29.jpg)
ISE simulator - features
• Mixed language support
• Supports VHDL-93 and Verilog 2001
• Native support for all HardIP blocks
– PPC, MGT, PCIe, etc.
– No special license requirements
• Multi-Threaded compilation
• Post-Processing capabilities
![Page 30: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/30.jpg)
ISE simulator - features• Standalone Waveform viewing capabilities
• Debug capabilities
– Waveform tracing, waveform viewing, HDL source debugging
– Power Analysis and optimization via SAIF
– Memory Editor for viewing and debugging memory elements
• Integrated with ISE Design Suite
– Easy to use - One-click compilation and simulation
• In-built Xilinx simulation libraries
– Additional mapping or compilation not required
![Page 31: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/31.jpg)
Logic Edition features
![Page 32: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/32.jpg)
ChipScope Pro• Without
• With
![Page 33: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/33.jpg)
ChipScope Pro• ChipScope™ Pro tool inserts logic analyzer, bus
analyzer, and virtual I/O low-profile software cores
directly into the design,
• This allows viewing any internal signal or node,
including embedded hard or soft processors,
• Signals are captured at or near operating system
speed and brought out through the programming
interface, freeing up pins for the design
• Captured signals can then be analyzed through the
included ChipScope Pro Logic Analyzer.
![Page 34: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/34.jpg)
Partial reconfiguration• Partial Reconfiguration (PR) is the ability to
dynamically modify blocks of logic by downloading partial bit files while the remaining logic continues to operate without interruption
• PR technology allows designers to change functionality on the fly, eliminating the need to fully reconfigure and re-establish links, dramatically enhancing the flexibility that FPGAs offer
![Page 35: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/35.jpg)
Power Optimization
• Power Optimizing tool automatically neutralizes unnecessary logic activity, reducing dynamic power usage up to 30%
• Set of algorithms automatically identifies and neutralizes unnecessary logic activity, a primary contributor to dynamic power inefficiencies
• These algorithms utilize the abundant clock enables (CE) found in the Virtex®-6 FPGA. Each CE is ideally suited for power optimization as it connects to the basic cluster of the Virtex-6 FPGA fabric (the Slice) and controls a small number of registers (only eight).
![Page 36: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/36.jpg)
Embedded Edition features
![Page 37: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/37.jpg)
MicroBlaze Soft Processor Core• The MicroBlaze™ core is a 32-bit RISC Harvard
architecture soft processor core with a rich instruction set optimized for embedded applications.
• The MicroBlaze soft processor solution, givescomplete flexibility to select the combination of peripheral, memory and interface features that will give the user the exact system you need at the lowest cost possible on a single FPGA.
![Page 38: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/38.jpg)
MicroBlaze Soft Processor Core
![Page 39: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/39.jpg)
Software Development Kit• SDK includes:
– Feature-rich C/C++ code editor and compilation environment
– GNU GCC and GDB support for PowerPC and MicroBlazeprocessors.
– Project management
– Application build configuration and automatic makefilegeneration
– Error navigation
– Well integrated environment for seamless debugging and profiling of embedded targets
– Hardware test programs and application examples
– Full support for FPGA download and debug
![Page 40: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/40.jpg)
DSP Edition features
![Page 41: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/41.jpg)
System Generator for DSP• System Generator for DSP™ is the high-level
tool for designing high-performance DSP systems using FPGAs:
– Development of highly parallel systems with the industry’s most advanced FPGAs
– Providing of system modeling and automatic code generation from Simulink® and MATLAB® (The Mathworks, Inc.)
– Integration of RTL, embedded, IP, MATLAB and hardware components of a DSP system
![Page 42: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/42.jpg)
System Generator for DSP• Key features:
– DSP modeling
– Automatic code generation of VHDL or Verilog
from Simulink
– Hardware co-simulation
– Xilinx Power Analyzer (XPA) Integration
– Hardware / software co-design of embedded
systems
![Page 43: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/43.jpg)
System Generator for DSP - simulink
![Page 44: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/44.jpg)
System Generator for DSP - simulink
![Page 45: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/45.jpg)
Xilinx Vivado
![Page 46: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/46.jpg)
Thank you for your attention
![Page 47: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/47.jpg)
Vivado• Vivado Design Suite is a IP and system-centric
design environment built from the ground up to accelerate the design of not only programmable logic in FPGAs but the design of ‘All Programmable’ SoCs and 3D ICs
• Supports largest FPGA and SoC devices(Virtex-7 and Zynq series)
![Page 48: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/48.jpg)
Vivado – design flow
![Page 49: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/49.jpg)
Vivado – IP-centric Design
• The IP-centric design flows shorten time to integration, turning designs and algorithms into reusable IP that can be abstractly and accurately assembled
• An interactive design and verification environment enabling creation and verification of a hierarchical system by graphically using interface level connections
![Page 50: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/50.jpg)
Vivado – ESL Design• ESL - Electronic System Level Design
• Engineers can quickly simulate, analyze and modify the design without being distracted with implementation details
• C, C++ or SystemC can be used – it istransformed into RTL implementation
• Matlab/Simulink support
• Library of ready DSP algorithms
![Page 51: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/51.jpg)
Vivado – Verification and Debug• Integrated mixed VHDL / Verilog simulator
• Hardware Co-Simulation - part of the code canbe simulated in hardware:
– Simulation up to 100x faster
– Bridge between software simulation and on-chip debug
• Logic Analyser based on ChipScopePro
![Page 52: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/52.jpg)
Vivado – Implementation• Extensive use of multiple cores and modified
source architecture results in:
– Up to 4x faster run times
– Up to 2x reduced memory „consumption”
• Provides early access to critical design metrics such as power, timing, and resource utilization
• Vivado Design Suite analytical place and route technology delivers more predictable design closure by concurrently optimizing for congestion, wire length, and timing
![Page 53: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/53.jpg)
Thank you for your attention
![Page 54: Programmable Logic Design Grzegorz Budzy ń Lecture 3: FPGA ... · analyzer, and virtual I/O low-profile software cores directly into thedesign, • Thisallowsviewingany internal](https://reader034.fdocument.pub/reader034/viewer/2022051912/600274131dec19742f03764e/html5/thumbnails/54.jpg)
References
[1] www.xilinx.com
[2]
http://www.xilinx.com/support/documentation/sw_manuals/xilinx20
12_2/ug871-vivado-high-level-synthesis-tutorial.pdf
[3] www.wikipedia.org