lg_42lv3700-zc_42lv370s-zc_42lv375g-s-w-zc_ch.ld12b.pdf
Transcript of lg_42lv3700-zc_42lv370s-zc_42lv375g-s-w-zc_ch.ld12b.pdf
-
LED LCD TVSERVICE MANUAL
CAUTIONBEFORE SERVICING THE CHASSIS,READ THE SAFETY PRECAUTIONS IN THIS MANUAL.
CHASSIS : LD12B
MODEL : 42LV3700/370S 42LV3700/370S-ZCMODEL : 42LV375G/S/W 42LV375G/S/W-ZC
North/Latin America http://aic.lgservice.comEurope/Africa http://eic.lgservice.comAsia/Oceania http://biz.lgservice.com
Internal Use Only
Printed in KoreaP/NO : MFL67002302 (1101-REV00)
-
- 2 - LGE Internal Use OnlyCopyright 2010 LG Electronics. Inc. All rights reserved.Only for training and service purposes
CONTENTS
CONTENTS .............................................................................................. 2
PRODUCT SAFETY ................................................................................. 3
SPECIFICATION ....................................................................................... 4
ADJUSTMENT INSTRUCTION ................................................................ 8
BLOCK DIAGRAM.................................................................................. 14
EXPLODED VIEW .................................................................................. 15
SCHEMATIC CIRCUIT DIAGRAM ..............................................................
-
- 3 - LGE Internal Use OnlyCopyright 2010 LG Electronics. Inc. All rights reserved.Only for training and service purposes
SAFETY PRECAUTIONS
Many electrical and mechanical parts in this chassis have special safety-related characteristics. These parts are identified by in theSchematic Diagram and Exploded View.It is essential that these special safety parts should be replaced with the same components as recommended in this manual to preventShock, Fire, or other Hazards. Do not modify the original design without permission of manufacturer.
General Guidance
An isolation Transformer should always be used during theservicing of a receiver whose chassis is not isolated from the ACpower line. Use a transformer of adequate power rating as thisprotects the technician from accidents resulting in personal injuryfrom electrical shocks.
It will also protect the receiver and it's components from beingdamaged by accidental shorts of the circuitry that may beinadvertently introduced during the service operation.
If any fuse (or Fusible Resistor) in this TV receiver is blown,replace it with the specified.
When replacing a high wattage resistor (Oxide Metal Film Resistor,over 1 W), keep the resistor 10 mm away from PCB.
Keep wires away from high voltage or high temperature parts.
Before returning the receiver to the customer,
always perform an AC leakage current check on the exposedmetallic parts of the cabinet, such as antennas, terminals, etc., tobe sure the set is safe to operate without damage of electricalshock.
Leakage Current Cold Check(Antenna Cold Check)With the instrument AC plug removed from AC source, connect anelectrical jumper across the two AC plug prongs. Place the ACswitch in the on position, connect one lead of ohm-meter to the ACplug prongs tied together and touch other ohm-meter lead in turn toeach exposed metallic parts such as antenna terminals, phonejacks, etc. If the exposed metallic part has a return path to the chassis, themeasured resistance should be between 1 M and 5.2 M. When the exposed metal has no return path to the chassis thereading must be infinite.An other abnormality exists that must be corrected before thereceiver is returned to the customer.
Leakage Current Hot Check (See below Figure) Plug the AC cord directly into the AC outlet.
Do not use a line Isolation Transformer during this check.Connect 1.5 K / 10 watt resistor in parallel with a 0.15 uF capacitorbetween a known good earth ground (Water Pipe, Conduit, etc.)and the exposed metallic parts.Measure the AC voltage across the resistor using AC voltmeterwith 1000 ohms/volt or more sensitivity.Reverse plug the AC cord into the AC outlet and repeat AC voltagemeasurements for each exposed metallic part. Any voltagemeasured must not exceed 0.75 volt RMS which is corresponds to0.5 mA.In case any measurement is out of the limits specified, there ispossibility of shock hazard and the set must be checked andrepaired before it is returned to the customer.
Leakage Current Hot Check circuit
1.5 Kohm/10W
To Instrumentsexposed METALLIC PARTS
Good Earth Groundsuch as WATER PIPE,CONDUIT etc.
AC Volt-meter
When 25A is impressed between Earth and 2nd Groundfor 1 second, Resistance must be less than 0.1*Base on Adjustment standard
IMPORTANT SAFETY NOTICE
0.15 uF
-
- 4 - LGE Internal Use OnlyCopyright 2010 LG Electronics. Inc. All rights reserved.Only for training and service purposes
SPECIFICATIONNOTE : Specifications and others are subject to change without notice for improvement.
1. Application rangeThis specification is applied to the LCD TV used LD12B chassis.
2. Requirement for TestEach part is tested as below without special appointment.
1) Temperature: 25 C 5 C(77 F 9 F), CST: 40 C 5 C2) Relative Humidity : 65 % 10 %3) Power Voltage
: Standard input voltage (AC 100-240 V~, 50 / 60 Hz)* Standard Voltage of each products is marked by models.
4) Specification and performance of each parts are followed each drawing and specification by part number in accordance withBOM.
5) The receiver must be operated for about 5 minutes prior to the adjustment.
3. Test method1) Performance: LGE TV test method followed 2) Demanded other specification
- Safety : CE, IEC specification- EMC :CE, IEC
-
- 5 - LGE Internal Use OnlyCopyright 2010 LG Electronics. Inc. All rights reserved.Only for training and service purposes
4. Model General SpecificationNo. Item Specification Remarks
1 Market EU(PAL Market-36Countries) DTV & Analog (Total 36 countries)
DTV (MPEG2/4, DVB-T) : 31 countries
(England/Italy/Germany/France/Spain/Sweden/Finland/Netherlands/Belgium/Luxemburg/
Greece/Denmark/Czech/Austria /Hungary/Swiss/Croatia/Turkey/Norway/Slovenia/Poland/
Ukraine/Portugal/Ireland/Moroco/Latvia/Estonia/Lithania/Rumania/Russia/Slovakia)
DTV (MPEG2/4, DVB-T2): 5 countries
(England/Sweden/Finland/Denmark/Norway)
DTV (MPEG2/4, DVB-C): 10 countries
(Sweden/Finland/Denmark/Norway/Austria/Swiss/Germany/Netherlands/Hungary/Slovenia)
Analog Only - 5 countries
(Bosnia/Serbia/Bulgaria/Albania/Kazakhstan)
2 Broadcasting system 1) PAL-BG - DVB-T2/S is supported in specific models.
2) PAL-DK 1. DVB-T2 : Model name : xxxxxxxT
3) PAL-I/I 2. DVB-S : Model name : xxxxxxxS
4) SECAM L/L - SECAM L/L is not supported in DVB-T2 models.
5) DVB-T/C
6) DVB-T2
7) DVB-S
3 Receiving system Analog : Upper Heterodyne G DVB-T
Digital : COFDM , QAM - Guard Interval(Bitrate_Mbit/s)
1/4, 1/8, 1/16, 1/32
- Modulation : Code Rate
QPSK : 1/2, 2/3, 3/4, 5/6, 7/8
16-QAM : 1/2, 2/3, 3/4, 5/6, 7/8
64-QAM : 1/2, 2/3, 3/4, 5/6, 7/8
G DVB-C
- Symbolrate : 4.0Msymbols/s to 7.2Msymbols/s
- Modulation : 16QAM, 64-QAM, 128-QAM and 256-QAM
G DVB-T2
- Guard Interval(Bitrate_Mbit/s)
1/4,1/8,1/16,1/32,1/128,19/128,19/256,
- Modulation : Code Rate
QPSK : 1/2, 2/5, 2/3, 3/4, 5/6
16-QAM : 1/2, 2/5, 2/3, 3/4, 5/6
64-QAM : 1/2, 2/5, 2/3, 3/4, 5/6
256-QAM : 1/2, 2/5, 2/3, 3/4, 5/6
G DVB-S
G DVB-S2
4 Scart Jack (1EA) PAL, SECAM Scart Jack is Full scart and support RF-OUT(analog & DTV)
SECAM is not supported in DVB-T2 models.
5 Video Input RCA(1EA) PAL, SECAM, NTSC 4System : PAL, SECAM, NTSC, PAL60
SECAM is not supported in DVB-T2 models.
6 Component Input(1EA) Y/Cb/Cr, Y/Pb/Pr
7 RGB Input RGB-PC Analog(D-SUB 15PIN)
8 HDMI Input (3EA) HDMI1-DTV (DVI) PC(HDMI version 1.3)
HDMI2-DTV Support HDCP
HDMI3-DTV
9 Audio Input (3EA) RGB/DVI Audio, Component, AV L/R Input
10 SDPIF out (1EA) SPDIF out
11 Earphone out (1EA) Antenna, AV1, AV2, AV3, Component,
RGB, HDMI1, HDMI2, HDMI3, USB
12 USB (1EA) EMF JPEG, MP3
For SVC (download)
DivX HD
-
- 6 - LGE Internal Use OnlyCopyright 2010 LG Electronics. Inc. All rights reserved.Only for training and service purposes
5. Component Video Input (Y, CB/PB, CR/PR)
No.Specification
RemarkResolution H-freq(kHz) V-freq(Hz)
1. 720x480 15.73 60.00 SDTV,DVD 480i
2. 720x480 15.63 59.94 SDTV,DVD 480i
3. 720x480 31.47 59.94 480p
4. 720x480 31.50 60.00 480p
5. 720x576 15.625 50.00 SDTV,DVD 625 Line
6. 720x576 31.25 50.00 HDTV 576p
7. 1280x720 45.00 50.00 HDTV 720p
8. 1280x720 44.96 59.94 HDTV 720p
9. 1280x720 45.00 60.00 HDTV 720p
10. 1920x1080 31.25 50.00 HDTV 1080i
11. 1920x1080 33.75 60.00 HDTV 1080i
12. 1920x1080 33.72 59.94 HDTV 1080i
13. 1920x1080 56.250 50 HDTV 1080p
14. 1920x1080 67.5 60 HDTV 1080p
No.Specification
Proposed RemarksResolution H-freq(kHz) V-freq(Hz) Pixel Clock(MHz)
1. 720*400 31.468 70.08 28.321 For only DOS mode
2. 640*480 31.469 59.94 25.17 VESA Input 848*480 60 Hz, 852*480 60 Hz
-> 640*480 60 Hz Display
3. 800*600 37.879 60.31 40.00 VESA
4. 1024*768 48.363 60.00 65.00 VESA(XGA)
5. 1280*768 47.78 59.87 79.5 WXGA
6. 1360*768 47.72 59.8 84.75 WXGA
7. 1920*1080 66.587 59.93 138.625 WUXGA FHD model
6. RGB Input (PC)
-
- 7 - LGE Internal Use OnlyCopyright 2010 LG Electronics. Inc. All rights reserved.Only for training and service purposes
7. HDMI Input(1) DTV Mode
No. Resolution H-freq(kHz) V-freq.(Hz) Pixel clock(MHz) Proposed Remark
1. 720*400 31.468 70.08 28.321 HDCP
2. 640*480 31.469 59.94 25.17 VESA HDCP
3. 800*600 37.879 60.31 40.00 VESA HDCP
4. 1024*768 48.363 60.00 65.00 VESA(XGA) HDCP
5. 1360*768 47.72 59.8 84.75 WXGA HDCP
6. 1920*1080 67.5 60.00 138.625 WUXGA HDCP/FHD model
(2) PC Mode
No. Resolution H-freq(kHz) V-freq.(Hz) Pixel clock(MHz) Proposed Remark
1. 720*480 31.469 /31.5 59.94 /60 27.00/27.03 SDTV 480P
2. 720*576 31.25 50 54 SDTV 576P
3. 1280*720 37.500 50 74.25 HDTV 720P
4. 1280*720 44.96 /45 59.94 /60 74.17/74.25 HDTV 720P
5. 1920*1080 33.72 /33.75 59.94 /60 74.17/74.25 HDTV 1080I
6. 1920*1080 28.125 50.00 74.25 HDTV 1080I
7. 1920*1080 26.97 /27 23.97 /24 74.17/74.25 HDTV 1080P
8. 1920*1080 33.716 /33.75 29.976 /30.00 74.25 HDTV 1080P
9. 1920*1080 56.250 50 148.5 HDTV 1080P
10. 1920*1080 67.43 /67.5 59.94 /60 148.35/148.50 HDTV 1080P
-
- 8 - LGE Internal Use OnlyCopyright 2010 LG Electronics. Inc. All rights reserved.Only for training and service purposes
ADJUSTMENT INSTRUCTION
1. Application RangeThis specification sheet is applied to all of the LCD TV withLD12B chassis.
2. Designation(1) Because this is not a hot chassis, it is not necessary to use
an isolation transformer. However, the use of isolationtransformer will help protect test instrument.
(2) Adjustment must be done in the correct order. (3) The adjustment must be performed in the circumstance of
25 C 5 C of temperature and 65 % 10 % of relativehumidity if there is no specific designation.
(4) The input voltage of the receiver must keep AC 100-240V~, 50 / 60Hz.
(5) The receiver must be operated for about 5 minutes prior tothe adjustment when module is in the circumstance of over15.
In case of keeping module is in the circumstance of 0 C, itshould be placed in the circumstance of above 15 C for 2hours
In case of keeping module is in the circumstance of below -20 C, it should be placed in the circumstance of above 15C for 3 hours.
[Caution] When still image is displayed for a period of 20 minutes orlonger (especially where W/B scale is strong. Digital pattern13ch and/or Cross hatch pattern 09ch), there can someafterimage in the black level area.
3. Automatic Adjustment3.1. MAC Address
(1) Equipment & Condition- Play file: Serial.exe- MAC Address edit- Input Start / End MAC address
(2) Download method1) Communication Prot connection
Connect: PCBA Jig-> RS-232C Port== PC-> RS-232C Port
2) MAC Address & CI+ key Download- Set CI+ key path Directory at start Mac & CI Download
Program- Com 1,2,3,4 and 115200(Baud rate)- Port connection button click(1)- Push the (2) MAC Address write.- At success Download, check the OK(3)- Start CI+ Download, Push the (4)- Check the OK or NG.(5)
3.2. LAN(1) Equipment & Condition
A Each other connection to LAN Port of IP Hub and Jig
(2) LAN inspection solutionA LAN Port connection with PCBA Network setting at MENU Mode of TVA setting automatic IPA Setting state confirmation
-> If automatic setting is finished, you confirm IP andMAC Address.
PCBA PC(RS-232C)
RS-232C Port
-
- 9 - LGE Internal Use OnlyCopyright 2010 LG Electronics. Inc. All rights reserved.Only for training and service purposes
3.3. LAN PORT INSPECTION(PING TEST)Connect SET -> LAN port == PC -> LAN Port
(1) Equipment setting1) Play the LAN Port Test PROGRAM.2) Input IP set up for an inspection to Test
Program.*IP Number : 12.12.2.2
(2) LAN PORT inspection (PING TEST)1) Play the LAN Port Test Program.2) Connect each other LAN Port Jack.3) Play Test (F9) button and confirm OK Message.4) Remove LAN CABLE
3.4. Model name & serial number download(1) Model name & Serial number D/L
A Press Power on key of service remote control.(Baudrate : 115200 bps)
A Connect RS232 Signal Cable to RS-232 Jack.A Write Serial number by use RS-232.A Must check the serial number at Instart menu.
(2) Method & noticeA. Serial number D/L is using of scan equipment.B. Setting of scan equipment operated by Manufacturing
Technology Group.C. Serial number D/L must be conformed when it is produced
in production line, because serial number D/L is mandatoryby D-book 4.0
* Manual Download (Model Name and Serial Number)If the TV set is downloaded by OTA or service man,sometimes model name or serial number is initialized.(Notalways)There is impossible to download by bar code scan, so Itneed Manual download.a. Press the instart key of ADJ remote control.b. Go to the menu 5.Model Number D/L like below photo.c. Input the Factory model name(ex 42LD450-ZA) or Serial
number like photo.
d. Check the model name Instart menu -> Factory namedisplayed (ex 32LV3700-ZA)
e. Check the Diagnostics (DTV country only) -> Buyer modeldisplayed (ex 32LV3700)
4. Manual Adjustment4.1. EDID(The Extended Display Identification
Data)/DDC(Display Data Channel) download(1) Overview
It is a VESA regulation. A PC or a MNT will display anoptimal resolution through information sharing without anynecessity of user input. It is a realization of Plug and Play.
(2) Equipment- Adjust remote control- Since embedded EDID data is used, EDID download JIG,
HDMI cable and D-sub cable are not need.
(3)Download method1) Press Adj. key on the Adj. R/C, then select 12.EDID
D/L, By pressing Enter key, enter EDID D/L menu.2) Select [Start] button by pressing Enter key, HDMI1/
HDMI2/ HDMI3/ RGB are Writing and display OK or NG.
(4) EDID DATAA HDMI
SET PC
0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0A 0x0B 0x0C 0x0D 0x0E 0x0F
0x00 00 FF FF FF FF FF FF 00 1E 6D
0x01 01 03 80 10 09 78 0A EE 91 A3 54 4C 99 26
0x02 0F 50 54 A1 08 00 71 40 81 C0 81 00 81 80 95 00
0x03 90 40 A9 C0 B3 00 02 3A 80 18 71 38 2D 40 58 2C
0x04 45 00 A0 5A 00 00 00 1E 66 21 50 B0 51 00 1B 30
0x05 40 70 36 00 A0 5A 00 00 00 1E 00 00 00 FD 00 39
0x06 3F 1F 52 10 00 0A 20 20 20 20 20 20
0x07 01 1
0x00 02 03 26 F1 4E 10 1F 84 13 05 14 03 02 12 20 21
0x01 22 15 01 26 15 07 50 09 57 07 67
0x02 E3 05 03 01 01 1D 80 18 71 1C 16 20 58 2C
0x03 25 00 A0 5A 00 00 00 9E 01 1D 00 80 51 D0 1A 20
0x04 6E 88 55 00 A0 5A 00 00 00 1A 02 3A 80 18 71 38
0x05 2D 40 58 2C 45 00 A0 5A 00 00 00 1E 66 21 50 B0
0x06 51 00 1B 30 40 70 36 00 A0 5A 00 00 00 1E 00 00
0x07 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 2
-
- 10 - LGE Internal Use OnlyCopyright 2010 LG Electronics. Inc. All rights reserved.Only for training and service purposes
A RGB
A Reference- HDMI1 ~ HDMI3 / RGB - In the data of EDID, bellows may be different by S/W or
Input mode.
Product ID
Serial No. : Controlled on product line Month, Year: Controlled on production line:
ex) Monthly : 01 -> 01Year : 2010 -> 14
Model Name(Hex):
Checksum: Changeable by total EDID data.
Vendor Specific(HDMI)
4.2. White Balance Adjustment4.2.1. Overview
(1) W/B adj. Objective & How-it-works(2) Objective: To reduce each Panels W/B deviation(3) How-it-works : When R/G/B gain in the OSD is at 192, it
means the panel is at its Full Dynamic Range. In order toprevent saturation of Full Dynamic range and data, one ofR/G/B is fixed at 192, and the other two is lowered to findthe desired value.
(4) Adj. condition : normal temperature1) Surrounding Temperature : 25 C 5 C2) Warm-up time: About 5 Min3) Surrounding Humidity : 20 % ~ 80 %
4.2.2 Equipment1) Color Analyzer: CA-210 (LED Module : CH 14)2) Adj. Computer(During auto adj., RS-232C protocol is
needed)3) Adjust Remote control4) Video Signal Generator MSPG-925F 720p/204-Gray
(Model:217, Pattern:49)-> Only when internal pattern is not available
A Color Analyzer Matrix should be calibrated using CS-1000
4.2.3. Equipment connection MAP
4.2.4. Adj. Command (Protocol)
- LEN: Number of Data Byte to be sent- CMD: Command- VAL: FOS Data value- CS: Checksum of sent data- A: AcknowledgeEx) [Send: JA_00_DD] / [Ack: A_00_okDDX]
A RS-232C Command used during auto-adj.
Ex) wb 00 00 -> Begin white balance auto-adj.wb 00 10 -> Gain adj.ja 00 ff -> Adj. datajb 00 c0......wb 00 1f -> Gain adj. completed
*(wb 00 20(Start), wb 00 2f(completed)) -> Off-set adj.wb 00 ff -> End white balance auto-adj.
0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0A 0x0B 0x0C 0x0D 0x0E 0x0F
0x00 00 FF FF FF FF FF FF 00 1E 6D
0x01 01 03 68 10 09 78 0A EE 91 A3 54 4C 99 26
0x02 0F 50 54 A1 08 00 71 4F 01 01 01 01 01 01 95 00
0x03 90 40 A9 C0 B3 00 02 3A 80 18 71 38 2D 40 58 2C
0x04 45 00 A0 5A 00 00 00 1E 66 21 50 B0 51 00 1B 30
0x05 40 70 36 00 A0 5A 00 00 00 1E 00 00 00 FD 00 3A
0x06 3E 1E 53 10 00 0A 20 20 20 20 20 20
0x07 01 3
Model Name HEX EDID Table DDC Function
ALL 0001 0100 Analog
0001 0100 Digital
MODEL MODEL NAME(HEX)
all 00 00 00 FC 00 4C 47 20 54 56 0A 20 20 20 20 20 20 20
INPUT MODEL NAME(HEX)
HDMI1 67 03 0C 00 10 00 B8 2D
HDMI2 67 03 0C 00 20 00 B8 2D
HDMI3 67 03 0C 00 30 00 B8 2D
RGB 67 03 0C 00 40 00 B8 2D
INPUT 1 2 3
HDMI1 7F D9 X
HDMI2 7F C9 X
HDMI3 7F B9 X
RGB X X 46
Color Analyzer
Computer
Pat tern Generator
RS-232C
RS-232C
RS-232C
Probe
Signal Source
* If TV internal pattern is used, not needed
LEN CMD VAL CS
RS-232C COMMAND Explanation
[CMD ID DATA]
wb 00 00 Begin White Balance adj.
wb 00 10 Gain adj.(internal white pattern)
wb 00 1f Gain adj. completed
wb 00 20 Offset adj.(internal white pattern)
wb 00 2f Offset adj. completed
wb 00 ff End White Balance adj.(Internal pattern disappears)
-
- 11 - LGE Internal Use OnlyCopyright 2010 LG Electronics. Inc. All rights reserved.Only for training and service purposes
A Adj. Map
A 3 Command White Balance Adj. Map
A Infrared Sensor Adj. Map
4.2.5. Adj. method(1) Auto adj. method
1) Set TV in adj. mode using POWER ON key.2) Zero calibrate probe then place it on the center of the
Display.3) Connect Cable (RS-232C)4) Select mode in adj. Program and begin adjustment.5) When adj. is complete (OK Sing), check adj. status pre
mode. (Warm, Medium, Cool)6) Remove probe and RS-232C cable to complete adj.
A W/B Adj. must begin as start command wb 00 00 , andfinish as end command wb 00 ff, and Adj. offset if need.
(2) Manual adj. method1) Set TV in Adj. mode using POWER ON2) Zero Calibrate the probe of Color Analyzer, then place it
on the center of LCD module within 10cm of the surface.3) Press ADJ key -> EZ adjust using adj. R/C -> 9.White-
Balance then press the cursor to the right (KEY G).(When KEY(G) is pressed 216 Gray internal pattern willbe displayed)
4) One of R Gain / G Gain / B Gain should be fixed at 192,and the rest will be lowered to meet the desired value.
5) Adj. is performed in COOL, MEDIUM, WARM 3 modesof color temperature.
A If internal pattern is not available, use RF input. In EZAdj. menu 9.White Balance, you can select one of 2 Test-pattern: ON, OFF. Default is inner(ON). By selectingOFF, you can adjust using RF signal in 216 gray pattern.
A Adj. condition and cautionary items1) Lighting condition in surrounding area
Surrounding lighting should be lower 10 lux. Try toisolate adj. area into dark surrounding.
2) Probe location: Color Analyzer (CA-210) probe should be within10cm and perpendicular of the module surface (80~100)
3) Aging time- After Aging Start, Keep the Power ON status during
5 Minutes.- In case of LCD, Back-light on should be checked
using no signal or Full-white pattern.
4.2.6. Reference (White Balance Adj. coordinateand temperature)
A Luminance : 204 GrayA Standard color coordinate and temperature using CS-1000
(over 26 inch)
A Standard color coordinate and temperature using CA-210(CH 14)
ITEM Command Data Range(Hex.) Default(Decimal)
Cmd 1 Cmd 2 Min Max
Cool R-Gain j g 00 C0
G-Gain j h 00 C0
B-Gain j i 00 C0
R-Cut
G-Cut
B-Cut
Medium R-Gain j a 00 C0
G-Gain j b 00 C0
B-Gain j c 00 C0
R-Cut
G-Cut
B-Cut
Warm R-Gain j d 00 C0
G-Gain j e 00 C0
B-Gain j f 00 C0
R-Cut
G-Cut
Command SetID R Gain(HEX) G Gain(HEX) B Gain(HEX)
(lower case ASCII)
CMD1 CMD2 MIN MAX MIN MAX MIN MAX
Cool j j 00 00 C0 00 C0 00 C0
Medium j k 00 00 C0 00 C0 00 C0
Warm j l 00 00 C0 00 C0 00 C0
Command R Gain(HEX) G Gain(HEX) B Gain(HEX)
(lower case ASCII)
CMD1 CMD2 MIN MAX MIN MAX MIN MAX
Cool 1 C 00 C0 00 C0 00 C0
Medium 1 D 00 C0 00 C0 00 C0
Warm 1 E 00 C0 00 C0 00 C0
Mode Color Coordination Temp UV
x y
COOL 0.269 0.273 13000 K 0.0000
MEDIUM 0.285 0.293 9300 K 0.0000
WARM 0.313 0.329 6500 K 0.0000
Mode Color Coordination Temp UV
x y
COOL 0.269 0.002 0.273 0.002 13000 K 0.0000
MEDIUM 0.285 0.002 0.293 0.002 9300 K 0.0000
WARM 0.313 0.002 0.329 0.002 6500 K 0.0000
-
- 12 - LGE Internal Use OnlyCopyright 2010 LG Electronics. Inc. All rights reserved.Only for training and service purposes
4.2.7. Edge LED White balance tableA IOP & Edge LED module change color coordinate because
of aging time.A apply under the color coordinate table, for compensated
aging time.- EDGE LED(LV3700)
4.3. EYE-Q function checkStep 1) Turn on TVStep 2) Press EYE key of Adj. R/CStep 3) Cover the Eye Q II sensor on the front of the using
your hand and wait for 6 secondsStep 4) Confirm that R/G/B value is lower than 10 of the Raw
Data (Sensor data, Back light). If after 6 seconds,R/G/B value is not lower than 10, replace Eye Q IIsensor.
Step 5) Remove your hand from the Eye Q II sensor and waitfor 6 seconds.
Step 6) Confirm that ok pop up. If change is not seen,replace Eye Q II sensor.
4.4. Option selection per country(1) Overview
- Option selection is only done for models in Non-EU.- Applied model: LD12B Chassis applied EU model.
(2) Method1) Press ADJ key on the Adj. Remote Control, then select
Country Group Menu.2) Depending on destination, select Country Group Code
04 or Country Group EU then on the lower Countryoption, select US, CA, MX. Selection is done using +, -or GF KEY.
5. Tool Option selection- Method : Press Adj. key on the Adj. Remote Control, then
select Tool option.
6. Ship-out mode check(In-stop)After final inspection, press IN-STOP key of the Adj. R/C andcheck that the unit goes to Stand-by mode.
7. GND and Internal Pressure check7.1. Method
1) GND & Internal Pressure auto-check preparation- Check that Power Cord is fully inserted to the SET.
(If loose, re-insert)2) Perform GND & Internal Pressure auto-check
- Unit fully inserted Power cord, Antenna cable and A/Varrive to the auto-check process.
- Connect D-terminal to AV JACK TESTER- Auto CONTROLLER(GWS103-4) ON- Perform GND TEST- If NG, Buzzer will sound to inform the operator.- If OK, changeover to I/P check automatically.
(Remove CORD, A/V form AV JACK BOX)- Perform I/P test- If NG, Buzzer will sound to inform the operator.- If OK, Good lamp will lit up and the stopper will allow the
pallet to move on to next process.
7.2. Checkpoint TEST voltage
- GND: 1.5 KV/min at 100 mA- SIGNAL: 3 KV/min at 100 mA
TEST time: 1 second TEST POINT
- GND TEST = POWER CORD GND & SIGNAL CABLEMETAL GND
- Internal Pressure TEST = POWER CORD GND & LIVE &NEUTRAL
LEAKAGE CURRENT: At 0.5 mArms
GP2 Aging Time Cool Medium Warm
(Min.) X Y X Y X Y
269 273 285 293 313 329
1 0-2 280 291 296 311 319 340
2 3-5 278 288 294 308 317 338
3 6-9 276 285 292 305 315 335
4 10-15 274 282 290 302 313 332
5 20-35 273 279 289 299 312 329
6 36-49 270 276 287 296 310 326
7 50-79 269 273 286 293 308 323
8 Over 80 269 273 285 293 308 323
-
- 13 - LGE Internal Use OnlyCopyright 2010 LG Electronics. Inc. All rights reserved.Only for training and service purposes
8. USB S/W download(option, Service only)1) Put the USB Stick to the USB socket 2) Automatically detecting update file in USB Stick
- If your downloaded program version in USB Stick is Low,it didnt work. But your downloaded version is High, USBdata is automatically detecting
3) Show the message Copying files from memory
4) Updating is starting.
5) Updating Completed, The TV will restart automatically6) If your TV is turned on, check your updated version and
Tool option. (explain the Tool option, next stage)* If downloading version is more high than your TV have,
TV can lost all channel data. In this case, you have tochannel recover. if all channel data is cleared, you didnthave a DTV/ATV test on production line.
* After downloading, have to adjust TOOL OPTION again.1) Push "IN-START" key in service remote control.2) Select "Tool Option 1" and Push OK button.3) Push in the number. (Each model has their number.)
-
- 14 - LGE Internal Use OnlyCopyright 2010 LG Electronics. Inc. All rights reserved.Only for training and service purposes
BLOCK DIAGRAM
-
- 15 - LGE Internal Use OnlyCopyright LG Electronics. Inc. All rights reserved.Only for training and service purposes
300
200
LV1
400
540
530
521 90
0
910
800
710
120
511
510
A2
A21
A10
310
320
A5
* S
et +
Sta
nd*
Sta
nd B
ase
+ B
ody
EXPLODED VIEW
Many electrical and mechanical parts in this chassis have special safety-related characteristics. Theseparts are identified by in the Schematic Diagram and EXPLODED VIEW. It is essential that these special safety parts should be replaced with the same components asrecommended in this manual to prevent X-RADIATION, Shock, Fire, or other Hazards. Do not modify the original design without permission of manufacturer.
IMPORTANT SAFETY NOTICE
-
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
NAND_DATA[0]NAND_DATA[1]
CI_ADDR[12]
NAND_DATA[2]
CI_ADDR[2]
NAND_DATA[1]
NAND_DATA[3]
CI_ADDR[7]
CI_ADDR[13]CI_ADDR[14]
NAND_DATA[4]
NAND_DATA[2]
NAND_DATA[3]
NAND_DATA[7]
NAND_DATA[5]
CI_ADDR[8]
NAND_DATA[7]
NAND_DATA[0]
NAND_DATA[6]
CI_ADDR[4]
CI_ADDR[9]
NAND_DATA[4]
CI_ADDR[3]
NAND_DATA[6]
NAND_DATA[5]
CI_ADDR[10]CI_ADDR[11]
CI_ADDR[5]CI_ADDR[6]
R185 0
TXA0N
SOC_RESET
TXBCLKP
R151 016Gbit
R1471KJTAG
TXD0P
R17010K
SDA2_3.3V
HDMI_ARC
R
1
7
2
4
.
7
K
O
P
T
TXD1P
C1030.1uF
54MHz_XTAL_P
R18310K
C1010.1uF
TXA1P
DTV/MNT_V_OUT
TXC0P
TXC1P
R18010K
TXDCLKN
TXA3N
R11510K
R132 4.7K
R12010K
SCL0_3.3V
TXACLKN
+3.3V_Normal
R11610KOPT
NAND_DATA[6]
+3.3V_Normal
HDMI_CLK+
R11810K
R1501KJTAG
NAND_WEb
+3.3V_Normal
P101TJC2508-4A
1VCC
2SCL
3SDA
4GND
TXD2P
NAND_DATA[5]
C1064.7uF
CI_ADDR[8]
SC_ID
JTAG_RESET
NAND_CEb2
+3.3V_Normal
R145 22OPT
R15710KOPT
CI_ADDR[12]
R1690
CI_ADDR[7]
C112 0.1uF
TXB4P
R
1
0
7
2
.
7
K
C10733pF50V
DVB_S
TXD1N
NAND_CEb
NAND_RBb
R1014.7K
R1241KOPT
C1190.1uF16V
NAND_CLE
TXB2N
+3.3V_Normal
TXD4P
5V_HDMI_2
NAND_CEb2
C104 10uF10V
TXA1N
TXB3N
BSS83Q101
S B D
G
NAND_DATA[3]
HDMI_CLK-
R17610K
SDA0_3.3V
JTAG_RESET
R11110KOPT
R191 33
TXD3P
TXB0P
R15410KOPT
BCM_RX
HDMI_RX2+
TXC2P
R
1
0
3
4
.
7
K
O
P
T
+3.3V_Normal
TXD2N
TXCCLKP
C11310pF
BCM_CRYSTAL_10pF
C1024700pF
R19810K
C111 0.01uF
NAND_ALE
TXBCLKN
NAND_DATA[0-7]
TXCCLKN
R17910KOPT
HDMI_RX1+
R11710KOPT
R135 33
C10833pF50VDVB_S
R17710K
FLASH_WP
TXA4N
R16510K
R1954.7K
IC103M24M01-HRMN6TP
3E2
2E1
4VSS
1NC
5SDA
6SCL
7WP
8VCC
NAND_DATA[7]
R
1
7
3
4
.
7
K
TXB4N
R190 33
NAND_DATA[0-7]
NAND_WEb
R19610K
NAND_CEb
R108 10K
CI_ADDR[4]
+3.3V_Normal
NAND_REb
R1561KJTAG
C11410pF
BCM_CRYSTAL_10pF
/CI_CE1
R15510K
A_DIM
R1531KJTAG
TXA3P
HDMI_RX1-
NAND_DATA[0]
5V_HDMI_1
R1942.7K
R12710KOPT
NAND_CLE
R1251K
R17810KOPT
C1052.2uF10V
CI_ADDR[13]
C10933pF50V
54MHz_XTAL_N
R1591KJTAG
5V_HDMI_4
R12810K
/PCM_WAIT
+3.3V_Normal
HDMI_RX0-
CI_ADDR[3]
BCM_TX
C11033pF50V
TXB1P
+3.3V_Normal
R18410KOPT
NAND_ALE
R144 22OPT
TXA0P
R12210K
SCL2_3.3V
NAND_DATA[1]
+3.3V_Normal
R1063K
R11910KOPT
TXC3N
R17510KOPT
SCL3_3.3V
HDMI_RX0+
R12310KOPT
R16710KOPT
CI_ADDR[2]
R1302KOPT
R1101.5K
R11310K
R19310K
R18110KOPT
R11210K
TXACLKP
R148 016Gbit
TXB3P
R18210K
TXC4N
R1631KJTAG
+3.3V_Normal
LNB_INT
R11410KOPT
P10212505WS-10A00
JTAG
1/TRST
2TDI
3TDO
4TMS
5TCK
6/RST
7DINT
8VIO
9GND
10GND
11
GND
R1405601%
R15810K
R1621KJTAG
TXA2PTXA2N
NAND_RBb
NAND_DATA[4]
R136 33
R149 016Gbit
R143 22OPT
TXC4P
R186 0
BSS83Q102
S B D
G
NAND_DATA[2]
R139 0JTAG
TXB1N
CI_ADDR[11]CI_ADDR[9]
5V_HDMI_3
+3.3V_Normal
R1661KJTAG
RGB_DDC_SCL
+3.3V_Normal
TXD4N
TXC1N
54MHz_XTAL_P
TXDCLKP
R17110KOPT
TXC2N
TXC0N
R16010KOPT
TXB0N
NAND_REb
TXC3P
CI_ADDR[6]
R16810K
PCM_5V_CTL
R1891MOPT
+3.3V_Normal
R141 4.7KTXD0N
54MHz_XTAL_N
R19210KOPT
R146 10K
C1180.1uF16V
+3.3V_Normal
+3.3V_Normal
/CI_CE2
TXA4P
R16410KOPT
+3.3V_Normal
R16110K
R142 22OPT
R18810K
R18710KOPT
SDA3_3.3V
NAND_CLE
R1091.5K
FLASH_WP
TXB2P
+3.3V_Normal
TXD3N
+3.3V_Normal
CI_ADDR[2-14]
HDMI_RX2-
R
1
7
4
4
.
7
K
O
P
T
RGB_DDC_SDA
NAND_ALE
R1261.2K
R1291.2K
R1211.2K
R1311.2K
R199 22R197 22
R1054.7K
R1044.7K
IC102TC58DVG3S0ETA00
NAND_8Gbit
26NC_17
27NC_18
28NC_19
29I/O1
30I/O2
31I/O3
32I/O4
33NC_20
34NC_21
35NC_22
36VSS_2
37VCC_2
38NC_23
39PSL
40NC_24
41I/O5
42I/O6
43I/O7
44I/O8
45NC_25
46NC_26
47NC_27
48NC_28
17ALE
3NC_3
6NC_6
16CLE
15NC_10
14NC_9
13VSS_1
12VCC_1
11NC_8
10NC_7
9CE
8RE
7RY/BY
4NC_4
5NC_5
25NC_16
24NC_15
23NC_14
2NC_2
22NC_13
21NC_12
1NC_1
20NC_11
19WP
18WE
IC102-*1TH58DVG4S0ETA20
DEV_NAND_16Gbit
26NC_15
27NC_16
28NC_17
29I/O1
30I/O2
31I/O3
32I/O4
33NC_18
34NC_19
35NC_20
36VSS_2
37VCC_2
38NC_21
39PSL
40NC_22
41I/O5
42I/O6
43I/O7
44I/O8
45NC_23
46NC_24
47NC_25
48NC_26
17ALE
3NC_3
6RY/BY2
16CLE
15NC_8
14NC_7
13VSS_1
12VCC_1
11NC_6
10CE2
9CE1
8RE
7RY/BY1
4NC_4
5NC_5
25NC_14
24NC_13
23NC_12
2NC_2
22NC_11
21NC_10
1NC_1
20NC_9
19WP
18WE
LGE35230(BCM35230KFSBG)IC101
NON_BCM_CAP
HDMI0_CLKNB5
HDMI0_CLKPC5
HDMI0_D0NA4
HDMI0_D0PB4
HDMI0_D1NA3
HDMI0_D1PB3
HDMI0_D2NA2
HDMI0_D2PB2
CECW2
DDC0_SCLV4
DDC0_SDAW4
HDMI0_HTPLG_INV3
HDMI0_HTPLG_OUTV2
HDMI0_ARCD13
HDMI0_RESREFE6
TXOUT0_L0NAE27
TXOUT0_L0PAE28
TXOUT0_L1NAF27
TXOUT0_L1PAF28
TXOUT0_L2NAG27
TXOUT0_L2PAG28
TXCLK_LNAE26
TXCLK_LPAF26
TXOUT0_L3NAH27
TXOUT0_L3PAG26
TXOUT0_L4NAF25
TXOUT0_L4PAE25
TXOUT0_U0NAH26
TXOUT0_U0PAG25
TXOUT0_U1NAE24
TXOUT0_U1PAD24
TXOUT0_U2NAH25
TXOUT0_U2PAF24
TXCLK_UNAE23
TXCLK_UPAD23
TXOUT0_U3NAG24
TXOUT0_U3PAF23
TXOUT0_U4NAC22
TXOUT0_U4PAD22
TXOUT1_L0NAG23
TXOUT1_L0PAH23
TXOUT1_L1NAE22
TXOUT1_L1PAE21
TXOUT1_L2NAF22
TXOUT1_L2PAH22
TXCLK1_LNAG22
TXCLK1_LPAF21
TXOUT1_L3NAG21
TXOUT1_L3PAF20
TXOUT1_L4NAD21
TXOUT1_L4PAC21
TXOUT1_U0NAG20
TXOUT1_U0PAH20
TXOUT1_U1NAD19
TXOUT1_U1PAE19
TXOUT1_U2NAF19
TXOUT1_U2PAH19
TXCLK1_UNAE18
TXCLK1_UPAD18
TXOUT1_U3NAG19
TXOUT1_U3PAF18
TXOUT1_U4NAG18
TXOUT1_U4PAF17
LT0VCAL_MONITORAC18
GPIO_BL_ONAH16
BL_PWM/GPIOAG16
LGE35230(BCM35230KFSBG)IC101
NON_BCM_CAPTVM_XTALIN
AG6
TVM_XTALOUTAF6
IRRXDAV5
FP_IN0AB4
FP_IN1Y4
SPARE_ADC1AA4
SPARE_ADC2Y5
FS_IN1AB2
FS_IN2AB5
VGA_SDAU3
VGA_SCLU2
RDAY2
TDAY1
BSCDATAAAA3
BSCCLKAAA2
RDB/GPIOH3
TDB/GPIOH2
BSC_S_SCLH4
BSC_S_SDAH5
NMIBF25
POWER_CTRLW5
AON_HSYNCU5
AON_VSYNCU4
AON_GPIO_36W3
AON_GPIO_37W1
AON_RESETOUTBAB6
TVM_BYPASSY6
RESETBY3
RESETOUTBG24
TMODEJ6
TESTENW6
VDAC_VREGF7
VDAC_RBIASE7
FAD_7AB1
FAD_6AB3
FAD_5AC1
FAD_4AC2
FAD_3AC3
FAD_2AD2
FAD_1AD3
FAD_0AE2
FALEAG1
FCEB_0AF1
FCEB_1AC5
FCEB_2AE6
FCEB_3AG5
NFWPBAF3
FWEAG2
FRDAE3
FRDYBAA5
FA_0AF2
FA_1AE1
FA_2AC4
FA_3AD5
FA_4AD4
FA_5AE4
FA_6AE5
FA_7AD6
FA_8AH3
FA_9AF4
FA_10AH4
FA_11AG4
FA_12AF5
FA_13AG3
FA_14AH2
FA_15AH5
TRSTBAD15
TDI/GPIOAF14
TDOAH14
TMS/GPIOAD14
TCK/GPIOAG14
DINT/GPIOAC16
AVS_VFBAH7
AVS_VSENSEAG7
AVS_RESETBAD7
AVS_NDRIVE_1AF7
AVS_PDRIVE_1AH8
VDAC_1C6
VDAC_2D7
X10154MHz
EAW58812611SUNNY ELECTRONICS CORPORATION
CRYSTAL_BCM_Sunny
4GND_2
1X-TAL_1
2GND_1
3X-TAL_2
X101-*254MHz
CRYSTAL_BCM_LihomEAW60763703
LIHOM CO., LTD.
4GND_2
1X-TAL_1
2GND_1
3X-TAL_2
X101-*354MHz
CRYSTAL_BCM_KDS
DAISHINKU CORPORATION.EAW58239604
4GND_2
1X-TAL_1
2GND_1
3X-TAL_2
C113-*112pF
BCM_CRYSTAL_12pF
C114-*112pF
BCM_CRYSTAL_12pF
MAIN & NAND FLASH
BBS CONNECT
Write Protection
- High : Normal Operation- Low : Write Protection
NAND_DATA[0]:0: System is LITTLE endian (O)1: System is BIG endian
CI_ADDR[7]:0: Disable EDID automatic Downloading from Flash (O)1: Enable EDID automatic Downloading from Flash
NAND_DATA[6] : 0: Disable OSC clock output on chip Pin (O)1: Enable OSC clock output on chip pin.
CI_ADDR[6]:0: Host MIPS run at 500 MHz (O)1: Host MIPS run at 250 MHz
NAND_CLE:0: Differential Oscillators TVM not bypassed (O)1: Differential Oscillators TVM bypassed
NAND_DATA[4]:0: 27MHz TVM Crystal Frequency1: 54MHz TVM Crystal Frequency (O)
Write Protection
- Low : Normal Operation- High : Write Protection
000 = ECC disabled001 = ECC 1-bit repair010 = ECC 4-bit BCH (O)011 = ECC 8-bit BCH, 27 byte spare100 = ECC 12-bit BCH, 27 byte spare101 = ECC 8-bit BCH, 16 byte spare110, 111 = Reservedd
NAND ECC (FA3, FA2, FALE)
BCM REFRENCE is 562ohm
A8h
FOR HDMI STANDARDAPPLY ONLY WHEN CONNECT TO PULL-UP GPIO
BCM35230
1
CI_ADDR[9],CI_ADDR[11],CI_ADDR[12],CI_ADDR[13]TVM Crystal oscillator bias/gain control0000: 210uA0001: 390uA0010: 570uA0011: 730uA0100: 890uA (O)0111: 1290uA 1000: 1416uA1111: 2196uA0101, 0110, 1001, 1010, 1011, 1100, 1101, 1110: Reserved
CI_ADDR[8]:0: RESETOUTb (in On/Off only) stay asserted until software releases them.1: Fix amount of delay for de-assertion on RESETOUTb (in On/IOff only) at end of RESETb pulse (O)
NAND_DATA[3]:0: MIPS will boot from external flash (O)1: MIPS will boot from ROM
NAND_DATA[5]:0: FLASH MODE (O)1: BSC_SLAVE(BBS) MODE
Boot ROM Device Select - (FA4,FAD7,FAD2,FAD1)
0000: ST Micro M25P or compatible Serial Flash0010: 8-bit 512Mbit 512B page SLC NAND Flash devices0100: 8-bit 128, 256Mbit 512B page SLC NAND Flash devices0110: 8-bit 1Gbit 2KB page SLC NAND Flash devices1000: 8-bit 2Gbit, 4Gbit, 8Gbit 2KB page SLC NAND Flash devices1010: 8-bit 16Gbit, 32Gbit 4KB page SLC NAND Flash devices (O)0001: 8-bit 8/16/32Gbit 2KB page MLC NAND Flash devices0011: 8-bit 16/32Gbit 4KB page MLC NAND Flash devices0101: 8-bit 32Gbit 8KB page MLC NAND Flash devices0111: 3B dual IO Serial Flash1001: BB dual IO Serial Flash1011: fast Serail Flash > 50Mhz1100: OneNAND Flash (always 16-bit)1110: Reserved1101, 1111: Reserved
NAND FLASH MEMORY 8Gbit
57
Strap Setting
54MHz X-TAL
NVRAM
IC102 1ST : EAN60999801 2ND : T-TC58DVG3S0ETA00
DUAL COMPONENT
IC102-*1
DVB_S Option: apply EU Satellite model
2010.09.18
16Gbit
Copyright 2010 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
-
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
FE_TS_DATA[2]
PCM_MDI[7]
PCM_MDI[5]PCM_MDI[6]
FE_TS_DATA[7]
PCM_MDI[4]
FE_TS_DATA[4]
PCM_TS_DATA[5]
FE_TS_DATA[5]
PCM_MDI[2]PCM_MDI[1]PCM_MDI[0]
FE_TS_DATA[3]
FE_TS_DATA[6]
FE_TS_DATA[0]
PCM_TS_DATA[1]
PCM_TS_DATA[3]
PCM_TS_DATA[0]
FE_TS_DATA[1]
PCM_TS_DATA[2]
PCM_TS_DATA[7]PCM_TS_DATA[6]
PCM_MDI[3]
PCM_TS_DATA[4]
CHBO_TS_CLK
PCM_TS_VAL
COMP1_DET
PLL_MIPS_AVDD
L213BLM18PG121SN1D
ADAC_AVDD25
C23133pF50V
NON_NTP
+0.9V_CORE
C22733pF50V
NON_NTP
R
2
6
4
1
K
O
P
T
+2.5V_BCM35230
PCM_TS_SYNC
EPHY_VDD25
SIDE_USB_CTL2
R
2
6
6
1
K
N
O
_
S
_
T
U
N
N
E
R
C2810.1uF
MODEL_OPT_2
C2900.1uF
VAFE2_DVDD
SDA1_3.3V
R241100
PLL_VAFE_AVDD25
TU_TS_SYNC
C2200.1uF
C2800.1uF
C2340.1uF
3D_GPIO_1
SCL1_3.3V
C2570.1uF
+0.9V_CORE
L216BLM18PG121SN1D
MODEL_OPT_2
MODEL_OPT_3
L209BLM18PG121SN1D
C24722uF
/PCM_IRQA
R227 22
RF_BOOSTER_CTL
AADC_AVDD25
+0.9V_CORE
R208 0 F/NIM_EU_CN
+0.9V_CORE
+0.9V_CORE
+0.9V_CORE
+0.9V_CORE
C2990.1uF
R
2
6
7
1
K
N
O
_
P
H
M
R
2
5
3
1
K
O
L
E
D
+0.9V_CORE
PCM_MISTRT
ADAC_AVDD25
L/DIM0_MOSI
R
2
5
1
1
K
B
C
M
_
F
R
C
/
U
R
S
A
5
C2420.1uF
SIDE_USB_OCD2
R226 22R285 22
PWM_DIM
C2780.1uF
C2360.1uF
+2.5V_BCM35230
USB_AVDD33
+2.5V_BCM35230
+3.3V_Normal
HDMI_AVDD33
+1.5V_DDR
R281 22
C2730.1uF
R218 22
MODEL_OPT_4
R204 0F/NIM_EU_CN
TW9910_RESET
C2130.1uF
R221 22 BCM_L/DIM
SC_DET/COMP2_DET
R
2
5
4
1
K
R203 0 F/NIM_EU_CN
R
2
6
5
1
K
N
O
_
T
2
_
T
U
N
E
R
C2720.01uF
IF_N
C2110.1uF
+0.9V_CORE
R215 22
PCM_MIVAL_ERR
HDMI_AVDD33
C2150.01uF
L/DIM0_VS
MODEL_OPT_0
MODEL_OPT_7
R282 22
CHB_RESET
SIDE_USB_DM HDMI_AVDD
R242100
C2760.01uFOPT
C2700.1uF
C201100pFOPT
R
2
5
6
1
K
S
_
T
U
N
E
R
IF_AGC
CI_DET
+0.9V_CORE
R230 22BCM_L/DIM
C2690.1uF
+3.3V_Normal
PCM_TS_DATA[0-7]
C2830.1uF
3D_GPIO_2
FE_TS_DATA[0-7]
L211BLM18PG121SN1D
R
2
6
2
1
KH
D
C2550.1uF
R
2
5
5
1
K
T
2
_
T
U
N
E
R
L204BLM18PG121SN1D
SIDE_USB_OCD1
R
2
6
1
1
K
N
O
_
F
R
C
/
F
R
C
2
R2402.7K
R225 0 OPT
PLL_MIPS_AVDDVAFE2_VDD25
ERROR_OUT
EPHY_VDD25
L218BLM18PG121SN1D
MODEL_OPT_7
L215BLM18PG121SN1D
R28322
VAFE3_DVDD
+3.3V_Normal
R2116.04K
C2970.1uF
PLL_VAFE_AVDD
DTV_ATV_SELECT
L207BLM18PG121SN1D
R
2
6
0
1
K
N
O
_
F
R
C
/
B
C
M
_
F
R
C
R207 0 F/NIM_EU_CN
+2.5V_BCM35230
SIDE_USB_CTL1
R28610KWIFI
R2104.87K1%
M_RFModule_RESET
USB_AVDD
EPHY_RDN
R205 0 F/NIM_EU_CN
CHBO_TS_SERIAL
C2890.1uF
+2.5V_BCM35230
AV2_CVBS_DET
R220 22
3D_GPIO_0
+3.3V_Normal
L/DIM0_SCLK
C2220.01uF
VAFE3_VDD25
RF_SWITCH_CTL_2
VAFE3_VDD25
+0.9V_CORE
R222 22 BCM_L/DIM
+3.3V_Normal
R206 0 F/NIM_EU_CN
L202BLM18PG121SN1D
VDAC_AVDD33
PCM_TS_CLK
MODEL_OPT_1
+3.3V_Normal
R228 22
PLL_AUD_AVDD
+2.5V_BCM35230
C2680.1uF
EPHY_TDP
R2020
F/NIM_EU_CN
+2.5V_BCM35230
L212BLM18PG121SN1D
MODEL_OPT_4
MODEL_OPT_3
C2880.1uF
MODEL_OPT_6
EPHY_TDN
TS_VAL_ERR
C2820.1uF
+1.5V_DDR
+3.3V_Normal
L214BLM18PG121SN1D
PCM_MDI[0-7]
C27422uF
R
2
5
0
1
K
F
R
C
2
/
U
R
S
A
5
R235 100
MODEL_OPT_1
M_REMOTE_RX
R223 22
R28022
C2580.1uF
FRC_RESET
L206BLM18PG121SN1D
C2980.1uF
DC_MREMOTE
USB_AVDD33
IF_P
L219BLM18PG121SN1D
R
2
6
3
1
K
L
C
D
WIFI_DM
SIDE_USB_DP
C2210.1uF
VDAC_AVDD33
MODEL_OPT_5
C2290.1uF
C2180.1uF
16V
MODEL_OPT_6
INSTANT_MODE
EPHY_RDP
PCM_RST
PLL_VAFE_AVDD25
L201BLM18PG121SN1D
+3.3V_Normal
WIFI_DP
+0.9V_CORE
RF_SWITCH_CTL
R
2
5
7
1
K
P
H
M
CHBO_TS_SYNC
+2.5V_BCM35230
R201 0OPT
+0.9V_CORE
C2930.1uF
AADC_AVDD25
R284 22
L217BLM18PG121SN1D
R214 22
+3.3V_Normal
C217
0.1uF16V
C2230.01uF
PLL_MAIN_AVDD
L210BLM18PG121SN1D
R224 22
C28422uF
PLL_MAIN_AVDD
C2670.1uF
+3.3V_Normal
C216 0.01uF
PLL_VAFE_AVDD
MODEL_OPT_5
C2750.1uFOPT
CHBO_TS_VAL_ERR
VAFE2_DVDD
+2.5V_BCM35230
+3.3V_Normal
C29222uF
R213 2K
USB_AVDD
L203BLM18PG121SN1D
VAFE2_VDD25
+3.3V_Normal
C2560.1uF
VAFE3_DVDD
DD_MREMOTE
R2121K
Non_CHB
L205BLM18PG121SN1D
PCM_MCLKI
MODEL_OPT_0
R
2
5
2
1
K
F
H
D
PLL_AUD_AVDD
+3.3V_Normal
C2510.1uF16V
HDMI_AVDD
TU_TS_CLK
DSUB_DETR209 0 F/NIM_EU_CN
R216 22
C2710.01uF
EPHY_ACTIVITY
EPHY_LINK
3D_SYNC
R2331.2K
R2341.2K
R231 100
URSA_RESET
R231-*1 0
FRC2_RESETR
2
3
2
4
.
7
K
U
R
S
A
_
R
E
S
E
T
+3.3V_Normal
C20310uF10V
C20510uF10V
C24810uF10V
C24910uF10V
C25310uF10V
C25910uF10V
C26110uF10V
C26210uF
C2074.7uF10V
C2094.7uF10V
C2384.7uF10V
C2504.7uF10V
C2544.7uF
C2524.7uF10V
C2604.7uF
C2634.7uF
C2644.7uF
C2654.7uF
C2664.7uF C277
4.7uF
C2794.7uF
C2854.7uF
C2864.7uF
C2874.7uF
C2914.7uF
C2944.7uF
C2954.7uF
C2964.7uF
C2250.22uF6.3V
LGE35230(BCM35230KFSBG)IC101
NON_BCM_CAP
EPHY_VREFF26
EPHY_RDACD26
EPHY_TDPF27
EPHY_TDNF28
EPHY_RDPE27
EPHY_RDNE26
USB_MONCDRF5
USB_RREFE5
USB_PORT1DNC2
USB_PORT1DPD1
USB_PWRFLT_1/GPIOE1
USB_PWRON_1/GPIOD2
USB_PORT2DNB1
USB_PORT2DPC1
USB_PWRFLT_2/GPIOC3
USB_PWRON_2/GPIOC4
TCLKA/GPIOM4
TDATA_0/GPIOL5
TDATA_1/GPIOM5
TDATA_2/GPIOL6
TDATA_3/GPION3
TDATA_4/GPION1
TDATA_5/GPION2
TDATA_6/GPIOM3
TDATA_7/GPIOM2
TSTRTA/GPIOL4
TVLDA/GPION4
TCLKD/GPIOK6
TDATD_0/GPIOJ4
TDATD_1/GPIOK5
TDATD_2/GPIOJ2
TDATD_3/GPIOJ3
TDATD_4/GPIOK2
TDATD_5/GPIOK1
TDATD_6/GPIOK3
TDATD_7/GPIOL1
TSTRTD/GPIOL3
TVLDD/GPIOL2
MPEG_CLK/GPIOP4
MPEG_D_0/GPIOT2
MPEG_D_1/GPIOR3
MPEG_D_2/GPIOR2
MPEG_D_3/GPIOP3
MPEG_D_4/GPIOP2
MPEG_D_5/GPIOP1
MPEG_D_6/GPIOR6
MPEG_D_7/GPION5
MPEG_SYNC/GPIOT4
MPEG_DATA_EN/GPIOP5
MCIF_RESET/GPIOR4
MCIF_SCLK/GPIOU1
MCIF_SCTL/GPIOT3
MCIF_SDI/GPIOT1
MCIF_SDO/GPIOT5
VI_IFP0C17
VI_IFM0B17
VDDR_AGCD15
AGC_SDM_2B16
AGC_SDM_1A16
GPIO_0A15
GPIO_1C16
GPIO_2G28
GPIO_3G26
PCI_VIO_0W14
PCI_VIO_1W15
PCI_VIO_2W13
GPIO_4J5
GPIO_5R5
GPIO_6V6
GPIO_7H6
GPIO_70AE15
GPIO_71AF15
GPIO_72AG15
GPIO_73AF16
GPIO_74AD16
GPIO_75AE16
GPIO_76AG17
GPIO_77AH17
GPIO_78AE17
GPIO_79AD17
PCI_AD05AB13
PCI_AD06AC15
PCI_AD07AB12
PCI_AD08AB11
PCI_AD09/GPIOAE14
PCI_AD10/GPIOAG13
PCI_AD11/GPIOAH13
PCI_AD12/GPIOAF13
PCI_AD13/GPIOAE13
PCI_AD14/GPIOAD12
PCI_AD15/GPIOAF12
PCI_AD16/GPIOAG10
PCI_AD17/GPIOAF10
PCI_AD18/GPIOAE10
PCI_AD19/GPIOAD10
PCI_AD20/GPIOAE9
PCI_AD21/GPIOAE8
PCI_AD22AC10
PCI_AD23AC11
PCI_AD24AC8
PCI_AD25AB8
PCI_CBE00AC14
PCI_CBE01/GPIOAG12
PCI_CBE02/GPIOAH10
PCI_CBE03AB7
PCI_DEVSELB/GPIOAG11
PCI_FRAMEB/GPIOAD11
PCI_IRDYB/GPIOAE11
PCI_PAR/GPIOAD13
PCI_PERRB/GPIOAE12
PCI_REQ1BAC12
PCI_SERRB/GPIOAC13
PCI_STOPB/GPIOAH11
PCI_TRDYB/GPIOAF11
LGE35230(BCM35230KFSBG)IC101
NON_BCM_CAP
VDDC_1V12
VDDC_2V7
VDDC_3M10
VDDC_4N10
VDDC_5P10
VDDC_6R10
VDDC_7T10
VDDC_8U10
VDDC_9V10
VDDC_10W10
VDDC_11V13
VDDC_12L11
VDDC_13M11
VDDC_14N11
VDDC_15P11
VDDC_16R11
VDDC_17T11
VDDC_18U11
VDDC_19V11
VDDC_20W11
VDDC_21V14
VDDC_22L18
VDDC_23M18
VDDC_24N18
VDDC_25P18
VDDC_26R18
VDDC_27T18
VDDC_28U18
VDDC_29V18
VDDC_30W18
VDDC_31V15
VDDC_32L19
VDDC_33M19
VDDC_34N19
VDDC_35P19
VDDC_36R19
VDDC_37T19
VDDC_38U19
VDDC_39V19
VDDC_40W19
VDDC_41V16
VDDC_42V17
POR_VDDL10
VDDR1_1L22
VDDR1_2AA28
VDDR1_3V28
VDDR1_4R28
VDDR1_5M28
VDDR1_6J28
VDDR1_7K23
VDDR1_8M22
VDDR1_9T22
VDDR1_10T23
VDDR1_11U22
VDDR1_12Y22
DDR_LDO_VDDOR22
VDDR3_1G15
VDDR3_2H22
VDDR3_3G23
VDDR3_4AB9
VDDR3_5K7
VDDR3_6AB15
VDDR3_7L7
VDDR3_8AB14
VDDR3_9M7
VDDR3_10N6
VDDR3_11P6
AON_VDDC_1AA6
AON_VDDC_2AA7
AON_POR_VDDY7
AON_VDDR3U7
AON_VDDR10_1T7
AON_VDDR10_2T6
VSS_1K10
VSS_2K11
VSS_3K12
VSS_4L12
VSS_5M12
VSS_6N12
VSS_7P12
VSS_8R12
VSS_9T12
VSS_10U12
VSS_11W12
VSS_12K13
VSS_13L13
VSS_14M13
VSS_15N13
VSS_16P13
VSS_17R13
VSS_18T13
VSS_19U13
VSS_20W16
VSS_21K14
VSS_22L14
VSS_23M14
VSS_24N14
VSS_25P14
VSS_26R14
VSS_27T14
VSS_28U14
VSS_29K15
VSS_30L15
VSS_31M15
VSS_32N15
VSS_33P15
VSS_34R15
VSS_35T15
VSS_36U15
VSS_37K16
VSS_38L16
VSS_39M16
VSS_40N16
VSS_41P16
VSS_42R16
VSS_43T16
VSS_44U16
VSS_45K17
VSS_46L17
VSS_47M17
VSS_48N17
VSS_49P17
VSS_50R17
VSS_51T17
VSS_52U17
VSS_53W17
VSS_54K18
VSS_55K19
VSS_56H7
VSS_57G14
VSS_58AB16
VSS_59R7
VSS_60M6
VSS_61AB23
VSS_62P7
VSS_63W7
VSS_64J7
VSS_65N7
VSS_66AB10
VSS_67AC23
VSS_68AC6
VSS_69G19
VSS_70AA22
VSS_71J23
VSS_72J22
VSS_73K22
VSS_74J25
VSS_75N22
VSS_76N23
VSS_77M25
VSS_78P22
VSS_79R25
VSS_80V22
VSS_81W22
VSS_82W23
VSS_83V25
VSS_84AA25
LGE35230(BCM35230KFSBG)IC101
NON_BCM_CAP
AADC_AVDD25F19
ADACA_AVDD25D25
ADACC_AVDD25D24
ADACD_AVDD25E24
EPHY_BVDD25F24
EPHY_AVDD25E25
POR_VDD25F8
HDMI0_AVDDD5
HDMI0_AVDD33D4
LT0VDD25_1AE20
LT0VDD25_2AD20
LT0VDD25_3AC20
LT0VDD25_4AB20
SPDIF_IN_AVDD25D14
USB_AVDDE4
USB_AVDD33D3
VDAC_AVDD33D6
VAFE2_DVDDD18
VAFE2_AVDD25_1E17
VAFE2_AVDD25_2D16
VAFE2_DVDD25D17
VAFE3_DVDDD9
VAFE3_AVDD25_1D8
VAFE3_AVDD25_2E8
VAFE3_AVDD25_3F9
VAFE3_DVDD25E9
PLL_AUD_AVDDG25
PLL_MAIN_AVDDK4
PLL_MIPS_AVDDAD25
PLL_VAFE_AVDDD11
TVM_OSC_AVDDAE7
AUX_AVDD33U6
AADC_AVSSF20
ADACA_AVSSG22
ADACC_AVSSG21
ADACD_AVSSF22
EPHY_AVSSF23
HDMI0_AVSS_1F6
HDMI0_AVSS_2G6
LT0VSS_1AB22
LT0VSS_2AB21
LT0VSS_3AB19
LT0VSS_4AC19
LT0VSS_5AB18
LT0VSS_6AB17
LT0VSS_7AC17
SPDIF_IN_AVSSF15
USB_AVSS_1G7
USB_AVSS_2G8
VDAC_AVSSG9
VAFE2_VSS_1G20
VAFE2_VSS_2E18
VAFE2_VSS_3G18
VAFE2_VSS_4G17
VAFE2_VSS_5F18
VAFE2_VSS_6G16
VAFE2_VSS_7F16
VAFE3_VSS_1G13
VAFE3_VSS_2G12
VAFE3_VSS_3F12
VAFE3_VSS_4G11
VAFE3_VSS_5G10
VAFE3_VSS_6F10
PLL_MIPS_AVSS AD26
PLL_VAFE_AVDD25D12
TVM_OSC_AVSSAC7
R
2
3
2
-
*
1
4
.
7
K
F
R
C
2
_
R
E
S
E
T
NFM18PS105R0JC2336.3V
OUTIN
GND
NFM18PS105R0JC2446.3V
OUTIN
GND
NFM18PS105R0JC2046.3V
OUTIN
GND
R28710KWIFI
C202390pF50V
C206390pF50V
C208390pF50V
C210390pF50V
BCM_C0C210-*1220pF50V
BCM_A0/B0
C212390pF50V
C214390pF50V
C2241uF25VOPT
C2260.1uF16VOPT
C2324.7uF10V
L220
MLG1005S22NJT
POWER 2.5V
MAIN POWER
closed to soc
CORE 0.9V
close to soc
50
BCM35230
POWER 3.3V
2
MODEL_OPT_2
LOW
MODEL OPTION
HIGH
HDFHD
LCDOLED
16001333
Support
DDR speed
MODEL_OPT_3
MODEL_OPT_4
MODEL_OPT_5
MODEL_OPT_6
MODEL_OPT_7 Enable Disable
Not Support
Not SupportSupport
MODEL_OPT_0
MODEL_OPT_1
00 11
1 100
NO_FRCBCMinternalFRC
LG FRC2 externalURSA5
T2 Tuner
S Tuner
PHM
use only for A0/B0 chip
Place as close as possible to the pad
Place as close as possible to the padVery close to R22 BallPlace Cap
Place as close as possible to the pad
Very close to R22 BallPlace Cap
Copyright 2010 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
-
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
DSUB_B+
C305 1uF 10V
INCM_VID_AV2
INCM_G
C307 1uF 10V
INCM_G
C330 0.1uF
INCM_AUD_AV2
R328 100
SC/COMP2_L_IN
R31736
R327 100
C311 1uF 10V
R326 100
R324 0
C322 0.1uF
C335 0.1uF
INCM_SIF
SC_B/COMP2_Pb
HP_LOUT_P
SC_RE2INCM_AUD_PC
C319 0.1uF
C306 1uF 10V
AUD_SCK
INCM_B
DSUB_G+
C33922pFOPT
C30233pF50V
AV1_R_IN
INCM_VID_SC/COMP2
C320 0.1uF
SC/COMP2_R_IN
DSUB_VSYNC
TU_RESET_SUB
DSUB_HSYNC
R32012KOPT
C334 0.1uF
INCM_R
C328 0.1uF
R30436
INCM_VID_COMP1
C33822pFOPT
INCM_TUNER
PC_R_IN
SDA3_3.3VSCL3_3.3V
R30336
SC_RE1
AUD_MASTER_CLK
C312 1uF 10V
AV2_CVBS_IN C303 0.1uF
R329 100
C336 0.1uF
INCM_AUD_PC
C324 0.1uF
SC_R/COMP2_Pr
HP_ROUT_N
HP_DET
C34033pFOPT
C33722pFOPT
C329 0.1uF
INCM_VID_SC
C314 1uF 10V
SC_CVBS_IN
INCM_VID_AV1
SC_FB
R31636
HP_ROUT_P
TU_SIF
AUD_LRCH
C332 0.1uF
C310 1uF 10V
C323 0.1uFINCM_B
C313 1uF 10V
C325 0.1uF
R31910KOPT
R306751%OPT
SCART1_Lout_N
M_REMOTE_TX
R31136
SCART1_Lout_P
C321 0.1uF
INCM_TUNER
TU_RESET
INCM_AUD_SC/COMP2
AV1_CVBS_IN
R31412K
PC_L_IN
R322 0
C333 0.1uF
R323 0
C318 0.1uF
C316 1uF 10V
DSUB_R+
C331 0.1uF
INCM_AUD_SC/COMP2
SCART1_Rout_P
+3.3V_Normal
INCM_SIF
C317 0.1uF
INCM_AUD_AV2
INCM_R
TU_CVBS
AV1_L_IN
C315 1uF 10V
R315120OPT
S2_RESET
C326 0.1uF
INCM_VID_AV2
C327 0.1uF
INCM_AUD_AV1
COMP1_Pb
C304 0.1uF
INCM_VID_AV1
SCART1_Rout_N
INCM_VID_COMP1
AV2_R_IN
C309 1uF 10V
C30133pF50V
AV1_CVBS_DET
R31310K
AV2_L_IN
SC_G/COMP2_Y
COMP1_Y
HP_LOUT_N
SPDIF_OUT
+2.5V_BCM35230
C308 1uF 10V
R321 0
R305240OPT
AUD_LRCK
+2.5V_BCM35230
INCM_VID_SC/COMP2
INCM_AUD_AV1
R31236
/RST_HUB
COMP1_Pr
R3021.2K
R3011.2K
LGE35230(BCM35230KFSBG)IC101
NON_BCM_CAP
VI_RB6
VI_INCM_RA6
VI_GC7
VI_INCM_GA7
VI_BB7
VI_INCM_BC8
HSYNC_INC13
VSYNC_INA13
VI_Y1C9
VI_PR1A9
VI_PB1B9
VI_INCM_COMP1B8
VI_SC_R1C11
VI_SC_G1A10
VI_SC_B1B10
VI_INCM_SC1C10
VI_FB_1/GPIOD10
VI_FS1F13
VI_SC_R2A12
VI_SC_G2C12
VI_SC_B2B12
VI_INCM_SC2B11
VI_FB_2/GPIOE12
VI_FS2E14
VI_L1E15
VI_C1_1F17
VI_INCM_LC1_1E16
VI_C1_2F14
VI_INCM_LC1_2E11
VI_CVBS1C18
VI_INCM_CVBS1B18
VI_CVBS2A18
VI_INCM_CVBS2C19
VI_CVBS3A19
VI_INCM_CVBS3B19
VI_CVBS4C20
VI_INCM_CVBS4B20
VI_SIF1_1E19
VI_INCM_SIF1_1D19
VI_SIF1_2E10
VI_INCM_SIF1_2F11
LGE35230(BCM35230KFSBG)IC101
NON_BCM_CAP
SPDIF_INC_PB15
SPDIF_INC_NC15
SPDIF_IND_PC14
SPDIF_IND_NB14
I2SSCK_IN/GPIOG4
I2SWS_INF4
I2SSD_IN/GPIOG5
AADC_LINE_L1C25
AADC_LINE_R1B24
AADC_INCM1A24
AADC_LINE_L2E22
AADC_LINE_R2E23
AADC_INCM2D23
AADC_LINE_L3C24
AADC_LINE_R3C23
AADC_INCM3B23
AADC_LINE_L4E21
AADC_LINE_R4D21
AADC_INCM4D22
AADC_LINE_L5B22
AADC_LINE_R5C22
AADC_INCM5A22
AADC_LINE_L6F21
AADC_LINE_R6D20
AADC_INCM6E20
AADC_LINE_L7A21
AADC_LINE_R7C21
AADC_INCM7B21
I2SSCK_OUTA/GPIOAF8
I2SWS_OUTA/GPIOAF9
I2SSD_OUTA0/GPIOAG9
I2SSOSCK_OUTA/GPIOAC9
I2SSD_OUTA1/GPIOAD8
I2SSD_OUTA2/GPIOAD9
I2SSCK_OUTC/GPIOE2
I2SWS_OUTC/GPIOF2
I2SSD_OUTC/GPIOE3
I2SSOSCK_OUTC/GPIOF3
I2SSCK_OUTD/GPIOG2
I2SWS_OUTD/GPIOG3
I2SSD_OUTD/GPIOG1
I2SSOSCK_OUTD/GPIOH1
SPDIF_OUTA/GPIOB13
AUDMUTE_0/GPIOAG8
AUDMUTE_1E13
ADAC_AL_NC28
ADAC_AL_PC27
ADAC_AR_ND28
ADAC_AR_PD27
ADAC_CL_NC26
ADAC_CL_PA27
ADAC_CR_NB27
ADAC_CR_PB28
ADAC_DL_NB25
ADAC_DL_PA25
ADAC_DR_NA26
ADAC_DR_PB26
R3100
R3180
R325 0NON_EU
R325-*1
10
EU
LGE35230IC101-*1
BCM_CAPVI_R
B6
VI_INCM_RA6
VI_GC7
VI_INCM_GA7
VI_BB7
VI_INCM_BC8
HSYNC_INC13
VSYNC_INA13
VI_Y1C9
VI_PR1A9
VI_PB1B9
VI_INCM_COMP1B8
VI_SC_R1C11
VI_SC_G1A10
VI_SC_B1B10
VI_INCM_SC1C10
VI_FB_1/GPIOD10
VI_FS1F13
VI_SC_R2A12
VI_SC_G2C12
VI_SC_B2B12
VI_INCM_SC2B11
VI_FB_2/GPIOE12
VI_FS2E14
VI_L1E15
VI_C1_1F17
VI_INCM_LC1_1E16
VI_C1_2F14
VI_INCM_LC1_2E11
VI_CVBS1C18
VI_INCM_CVBS1B18
VI_CVBS2A18
VI_INCM_CVBS2C19
VI_CVBS3A19
VI_INCM_CVBS3B19
VI_CVBS4C20
VI_INCM_CVBS4B20
VI_SIF1_1E19
VI_INCM_SIF1_1D19
VI_SIF1_2E10
VI_INCM_SIF1_2F11
BCM35230
3MAIN AUDIO/VIDEO 50
Run Along DSUB_R Trace
PHONE JACK
Near
TU2101/2TU2201/2/3
Near
Near
AUDIO INCM
JK1104
Near
Near
Near
JK1102
Route Between PC_L_IN & PC_R_IN Trace
Route Between AV2_L_IN & AV2_R_IN Trace
Run Along AV1_CVBS Trace
JK1102
Run Along TUNER_CVBS_IF_P Trace
JK1103JK2501
Run Along DSUB_G Trace
Run Along COMP_Y_IN,COMP_Pr_IN,COMP_Pb_IN Trace
Run Along COMP_Y_IN,COMP_Pr_IN,COMP_Pb_IN/SC R,G,B Trace
VIDEO INCM
Route Along With TUNER_SIF_IF_N
Run Along DSUB_B Trace
Near
Run Along AV2_CVBS Trace
Near
JK1103JK2501
P801
JK1101
TU2101/2TU2201/2/3
Route Between AV1_L_IN & AV1_R_IN Trace
Route Between SC/COMP2_L_IN & SC/COMP2_R_IN Trace
Near
P801
Near
Near
P801
Near
JK801
Near
JK1104
BCM35230_with_CAP_220pF
Copyright 2010 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
-
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
DDR_DQ[6]
DDR_DQ[20]
DDR_DQ[25]
DDR_DQ[27]
DDR_DQ[29]
DDR_DQ[23]
DDR_DQ[9]
DDR_DQ[0]
DDR_DQ[9]
DDR_DM[0]
DDR_DQ[24]
DDR_DQ[22]
DDR_DM[1]
DDR_DQ[14]
DDR_DQ[20]DDR_DQ[4]DDR_DQ[5]
DDR_DQ[23]
DDR_DQ[30]
DDR_DQ[11]
DDR_DQ[21]
DDR_DQ[1]
DDR_DQ[21]
DDR_DQ[16]
DDR_DQ[3]
DDR_DM[2]
DDR_DQ[17]
DDR_DQ[2]DDR_DQ[1]
DDR_DQ[27]
DDR_DQ[6]
DDR_DQ[8]
DDR_DQ[5]
DDR_DQ[16]
DDR_DQ[15]
DDR_DQ[7]
DDR_DQ[15]
DDR_DQ[30]
DDR_DQ[13]DDR_DQ[12]
DDR_DQ[11]
DDR_DQ[26]
DDR_DM[3]
DDR_DQ[0]
DDR_DQ[28]
DDR_DQ[14]
DDR_DQ[13]
DDR_DQ[7]
DDR_DQ[31]
DDR_DQ[24]
DDR_DQ[26]
DDR_DQ[17]
DDR_DQ[19]
DDR_DQ[22]
DDR_DQ[28]
DDR_DQ[19]
DDR_DQ[4]
DDR_DQ[18]DDR_DQ[2]
DDR_DQ[12]
DDR_DQ[29]
DDR_DQ[10]DDR_DQ[31]
DDR_DQ[8]
DDR_DQ[25]
DDR_DQ[3]
DDR_DQ[10]
DDR_DQ[18]
+1.5V_DDR
C4150.01uF
R419561%
DDR_AA2
C440 1uF
DDR_AA11
C4160.01uF
DDR_CKE
DDR_BAA2
K4B2G1646CIC402
DDR_1333A0N3
A1P7
A2P3
A3N2
A4P8
A5P2
A6R8
A7R2
A8T8
A9R3
A10/APL7
A11R7
A12/BCN7
A13T3
NC_5M7
BA0M2
BA1N8
BA2M3
CKJ7
CKK7
CKEK9
CSL2
ODTK1
RASJ3
CASK3
WEL3
RESETT2
DQSLF3
DQSLG3
DQSUC7
DQSUB7
DMLE7
DMUD3
DQL0E3
DQL1F7
DQL2F2
DQL3F8
DQL4H3
DQL5H8
DQL6G2
DQL7H7
DQU0D7
DQU1C3
DQU2C8
DQU3C2
DQU4A7
DQU5A2
DQU6B8
DQU7A3
VREFCAM8
VREFDQH1
ZQL8
VDD_1B2
VDD_2D9
VDD_3G7
VDD_4K2
VDD_5K8
VDD_6N1
VDD_7N9
VDD_8R1
VDD_9R9
VDDQ_1A1
VDDQ_2A8
VDDQ_3C1
VDDQ_4C9
VDDQ_5D2
VDDQ_6E9
VDDQ_7F1
VDDQ_8H2
VDDQ_9H9
NC_1J1
NC_2J9
NC_3L1
NC_4L9
NC_6T7
VSS_1A9
VSS_2B3
VSS_3E1
VSS_4G8
VSS_5J2
VSS_6J8
VSS_7M1
VSS_8M9
VSS_9P1
VSS_10P9
VSS_11T1
VSS_12T9
VSSQ_1B1
VSSQ_2B9
VSSQ_3D1
VSSQ_4D8
VSSQ_5E2
VSSQ_6E8
VSSQ_7F9
VSSQ_8G1
VSSQ_9G9
AR402 56
DDR_AA0
DDR_AA14
DDR_AA7
DDR_AA10
R4304.7KOPT
DDR_AA3
C438 1uF
DDR23_AA4
DDR_DQ[24-31]
DDR_BAA0
DDR_BAA0
DDR_DQ[16-23]
DDR23_AA5
AR405 56
DDR01_AA4
R414 10K
DDR_BAA2
DDR_BAA2
R426 56
DDR_AA3
DDR_DQ[24-31]
DDR_BAA0
DDR01_AA5
R424 56
DDR_AA11
DDR23_AA4
R412561%
DDR_DQ[6]
+1.5V_DDR
DDR_QS2b
C4121uF
DDR23_CLK
C437100pF
DDR_QS2
+1.5V_DDR
DDR_CASb
DDR_VREFA
DDR_AA12
DDR01_AA4
C4350.01uF
DDR_RASb
DDR_AA0
DDR_DQ[10]
DDR_AA2
C4360.01uF
DDR_QS0
DDR_RASb
C441 1uF
DDR_DQ[0]
DDR_AA11
DDR_AA7
DDR01_CLK
DDR_AA13
DDR23_CLKb
DDR_AA3R4314.7KOPT
DDR_QS1b
R411 2401%
+1.5V_DDR
C4531uF6.3V
DDR01_AA6
DDR_AA2
DDR_QS3b
DDR_AA0
DDR_AA14
R4054.7K
DDR_1333
DDR_RASb
C4541uF6.3V
DDR_AA9
DDR_AA14
DDR_QS3b
DDR_DQ[1]
DDR_AA8
R4024.7KOPT
R42982
C4261uF
AR401 56
DDR_RESETb
DDR_AA12
DDR01_CLKb
DDR_VREFA
DDR23_AA6
DDR_WEb
+1.5V_DDR
DDR_AA14
DDR_DM[1]
C442100pF
DDR23_CLK
R427 56
DDR_DM[0]
DDR_DQ[4]
DDR_DQ[8-15]
DDR_CKE
+1.5V_DDR
AR406 56
DDR_AA10
R421 2401%
DDR_QS1
AR403 56
R4074.7K
R420 10K
DDR_QS0b
DDR_RASb
DDR_AA8
DDR_AA3
DDR_WEb
DDR_AA2
DDR_AA1
DDR01_AA5
DDR_AA8
DDR_AA13
DDR23_AA5
+1.5V_DDR
DDR_DM[3]
DDR_AA7
DDR_QS1
DDR_DM[2]
R4084.7K
DDR_AA1
R4164.99K1%
R413561%
DDR23_AA4
DDR_AA8
C417470pF
DDR23_AA5
R4224.99K1%
R4044.7K
HYNIX_DDR
C450 0.1uF
DDR_CKE
DDR_BAA1
DDR_DQ[5]
DDR_RESETb
DDR01_AA5
+1.5V_DDR C451 0.1uF
DDR_AA12
DDR_CASb
DDR_BAA2
DDR_QS1b
DDR23_AA6
DDR_RESETb
DDR_AA9DDR_BAA1
AR404 56
DDR_AA9
DDR_WEb
DDR_RESETb
R4064.7KOPT
DDR_DQ[8]
R4104.7KOPT
DDR_CASb
R4094.7KOPT
DDR_VREFA
R425 56 OPT
+1.5V_DDR
DDR01_AA6
DDR_AA13
DDR_AA10
DDR_BAA0
DDR01_CLKb
C4191000pF
DDR_AA10
DDR_CASb
R415 2401%
DDR01_AA6
K4B2G1646CIC401
DDR_1333A0
N3
A1P7
A2P3
A3N2
A4P8
A5P2
A6R8
A7R2
A8T8
A9R3
A10/APL7
A11R7
A12/BCN7
A13T3
NC_5M7
BA0M2
BA1N8
BA2M3
CKJ7
CKK7
CKEK9
CSL2
ODTK1
RASJ3
CASK3
WEL3
RESETT2
DQSLF3
DQSLG3
DQSUC7
DQSUB7
DMLE7
DMUD3
DQL0E3
DQL1F7
DQL2F2
DQL3F8
DQL4H3
DQL5H8
DQL6G2
DQL7H7
DQU0D7
DQU1C3
DQU2C8
DQU3C2
DQU4A7
DQU5A2
DQU6B8
DQU7A3
VREFCAM8
VREFDQH1
ZQL8
VDD_1B2
VDD_2D9
VDD_3G7
VDD_4K2
VDD_5K8
VDD_6N1
VDD_7N9
VDD_8R1
VDD_9R9
VDDQ_1A1
VDDQ_2A8
VDDQ_3C1
VDDQ_4C9
VDDQ_5D2
VDDQ_6E9
VDDQ_7F1
VDDQ_8H2
VDDQ_9H9
NC_1J1
NC_2J9
NC_3L1
NC_4L9
NC_6T7
VSS_1A9
VSS_2B3
VSS_3E1
VSS_4G8
VSS_5J2
VSS_6J8
VSS_7M1
VSS_8M9
VSS_9P1
VSS_10P9
VSS_11T1
VSS_12T9
VSSQ_1B1
VSSQ_2B9
VSSQ_3D1
VSSQ_4D8
VSSQ_5E2
VSSQ_6E8
VSSQ_7F9
VSSQ_8G1
VSSQ_9G9
DDR_AA13
+1.5V_DDR
R4014.7K
DDR_1333
DDR_AA11
DDR_AA1
DDR_QS2
C452 0.1uF
DDR_QS3
DDR_CKE
DDR_BAA1
DDR_QS0
+1.5V_DDR
R4034.7K
DDR_AA12
R418561%
DDR01_CLK
C4551uF6.3V
DDR_QS2b
DDR_DQ[3]
R4234.99K1%
DDR_DQ[2]
DDR_AA9
+1.5V_DDR
DDR_BAA1
DDR_DQ[16-23]
DDR_AA0
DDR_DQ[8-15]
DDR23_CLKb
DDR_WEb
DDR_AA1
R42882
C4011000pF
DDR_DQ[0-7]
C439 1uF
DDR_DM[0-3] DDR_QS3
R4174.99K1%
DDR_AA7
DDR23_AA6
DDR_DQ[7]
DDR_QS0b
DDR_DQ[0-7]
DDR01_AA4
DDR_DQ[9]
R4324.7KOPT
C40510uF
C42510uF
C42310uF
LGE35230(BCM35230KFSBG)IC101
NON_BCM_CAP
DDR_DQA_0U26
DDR_DQA_1R26
DDR_DQA_2U27
DDR_DQA_3R27
DDR_DQA_4V27
DDR_DQA_5P26
DDR_DQA_6U25
DDR_DQA_7P27
DDR_DQA_8R24
DDR_DQA_9N24
DDR_DQA_10T25
DDR_DQA_11M23
DDR_DQA_12R23
DDR_DQA_13N25
DDR_DQA_14T24
DDR_DQA_15N26
DDR_DQA_16L26
DDR_DQA_17H27
DDR_DQA_18L27
DDR_DQA_19J26
DDR_DQA_20M27
DDR_DQA_21G27
DDR_DQA_22M26
DDR_DQA_23H26
DDR_DQA_24L23
DDR_DQA_25H25
DDR_DQA_26L24
DDR_DQA_27J24
DDR_DQA_28M24
DDR_DQA_29H23
DDR_DQA_30L25
DDR_DQA_31H24
DDR_DMA_0T26
DDR_DMA_1P25
DDR_DMA_2J27
DDR_DMA_3K24
DDR_DQSA_P_0T27
DDR_DQSA_N_0T28
DDR_DQSA_P_1P24
DDR_DQSA_N_1P23
DDR_DQSA_P_2K27
DDR_DQSA_N_2K28
DDR_DQSA_P_3K25
DDR_DQSA_N_3K26
DDR_ADA_0V23
DDR_ADA_1AB27
DDR_ADA_2Y23
DDR_ADA_3Y26
DDR_ADA_4AB26
DDR_ADA_5Y24
DDR_ADA_6AC26
DDR_ADA_ALT_4AB24
DDR_ADA_ALT_5AC25
DDR_ADA_ALT_6AC24
DDR_ADA_7AB25
DDR_ADA_8AD28
DDR_ADA_9Y25
DDR_ADA_10AA27
DDR_ADA_11AC27
DDR_ADA_12AA26
DDR_ADA_13AA24
DDR_ADA_14AD27
DDR_BAA_0Y27
DDR_BAA_1AB28
DDR_BAA_2W24
DDR_RASA_NV24
DDR_CASA_NW25
DDR_WEA_NV26
DDR_CKEAU24
DDR_CKA01_PW27
DDR_CKA01_NW28
DDR_CKA23_PN28
DDR_CKA23_NN27
DDR_VREFAU23
DDR_RST_NAA23
DDR_ZQW26
C4212.2uF
C4032.2uF
C4072.2uF
NFM18PS105R0JC4106.3V
OUTIN
GND
NFM18PS105R0JC4326.3V
OUTIN
GND
NFM18PS105R0JC4336.3V
OUTIN
GND
NFM18PS105R0JC4026.3V
OUTIN
GND
K4B2G1646C-HCK0IC402-*1
DDR_1600A0
N3
A1P7
A2P3
A3N2
A4P8
A5P2
A6R8
A7R2
A8T8
A9R3
A10/APL7
A11R7
A12/BCN7
A13T3
NC_5M7
BA0M2
BA1N8
BA2M3
CKJ7
CKK7
CKEK9
CSL2
ODTK1
RASJ3
CASK3
WEL3
RESETT2
DQSLF3
DQSLG3
DQSUC7
DQSUB7
DMLE7
DMUD3
DQL0E3
DQL1F7
DQL2F2
DQL3F8
DQL4H3
DQL5H8
DQL6G2
DQL7H7
DQU0D7
DQU1C3
DQU2C8
DQU3C2
DQU4A7
DQU5A2
DQU6B8
DQU7A3
VREFCAM8
VREFDQH1
ZQL8
VDD_1B2
VDD_2D9
VDD_3G7
VDD_4K2
VDD_5K8
VDD_6N1
VDD_7N9
VDD_8R1
VDD_9R9
VDDQ_1A1
VDDQ_2A8
VDDQ_3C1
VDDQ_4C9
VDDQ_5D2
VDDQ_6E9
VDDQ_7F1
VDDQ_8H2
VDDQ_9H9
NC_1J1
NC_2J9
NC_3L1
NC_4L9
NC_6T7
VSS_1A9
VSS_2B3
VSS_3E1
VSS_4G8
VSS_5J2
VSS_6J8
VSS_7M1
VSS_8M9
VSS_9P1
VSS_10P9
VSS_11T1
VSS_12T9
VSSQ_1B1
VSSQ_2B9
VSSQ_3D1
VSSQ_4D8
VSSQ_5E2
VSSQ_6E8
VSSQ_7F9
VSSQ_8G1
VSSQ_9G9
K4B2G1646C-HCK0IC401-*1
DDR_1600A0
N3
A1P7
A2P3
A3N2
A4P8
A5P2
A6R8
A7R2
A8T8
A9R3
A10/APL7
A11R7
A12/BCN7
A13T3
NC_5M7
BA0M2
BA1N8
BA2M3
CKJ7
CKK7
CKEK9
CSL2
ODTK1
RASJ3
CASK3
WEL3
RESETT2
DQSLF3
DQSLG3
DQSUC7
DQSUB7
DMLE7
DMUD3
DQL0E3
DQL1F7
DQL2F2
DQL3F8
DQL4H3
DQL5H8
DQL6G2
DQL7H7
DQU0D7
DQU1C3
DQU2C8
DQU3C2
DQU4A7
DQU5A2
DQU6B8
DQU7A3
VREFCAM8
VREFDQH1
ZQL8
VDD_1B2
VDD_2D9
VDD_3G7
VDD_4K2
VDD_5K8
VDD_6N1
VDD_7N9
VDD_8R1
VDD_9R9
VDDQ_1A1
VDDQ_2A8
VDDQ_3C1
VDDQ_4C9
VDDQ_5D2
VDDQ_6E9
VDDQ_7F1
VDDQ_8H2
VDDQ_9H9
NC_1J1
NC_2J9
NC_3L1
NC_4L9
NC_6T7
VSS_1A9
VSS_2B3
VSS_3E1
VSS_4G8
VSS_5J2
VSS_6J8
VSS_7M1
VSS_8M9
VSS_9P1
VSS_10P9
VSS_11T1
VSS_12T9
VSSQ_1B1
VSSQ_2B9
VSSQ_3D1
VSSQ_4D8
VSSQ_5E2
VSSQ_6E8
VSSQ_7F9
VSSQ_8G1
VSSQ_9G9
C404 0.1uF
C406 0.1uF
C408 0.1uF
C409 0.1uF
C411 0.1uF
BCM35230
Bus Width : DDR_DQ[10]0 - 16b1 - 32b (O)Chip Width : DDR_DQ[8]0 - 8b1 - 16b (O)Chip Size : DDR_DQ[6:5]00 - 4Gbit01 - 2Gbit (O)10 - 1Gbit11 - 512Mbit
DUAL COMPONENT
IC401-*1IC402-*1 1ST : T-K4B2G1646B_HCK0, 2ND : T-H5TQ2G63BFR-PBC
DDR STRAP
4
JEDEC Types : DDR_DQ[0:4]00001 : DDR3-1333H (CasL=9)10101 : DDR3-1600K (CasL=11) (O)
MAIN DDR 50
IC401,IC402 1ST : EAN61667501, 2ND : EAN61570701
DDR_DQ[9] DDR_DQ[7] Maker
1 1 SS
Hynix
Reserve
Reserve
01
10
00
Copyright 2010 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
-
TH
E
R
M
A
L
T
H
E
R
M
A
L
T
H
E
R
M
A
L
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
R
5
2
4
0
P
O
W
E
R
_
2
4
_
G
N
D
R55210KOPT
L503MLB-201209-0120P-N2
C5100.01uF50V
R
5
5
8
-
*
1
2
2
K
5
V
_
P
A
N
E
L
A_DIM
+2.5V_BCM35230
0R540NON_OPC/NON_IOP
PWM_DIM_22
+3.5V_ST
C5190.1uF
50V
C50310uF16V
+12V
+0.9V_CORE
Q502RT1P141C-T112
1
2
3
R5436.8K
OPT
C5130.1uF16V
C5303300pF50V
R54710K
PANEL_VCC
+3.3V_Normal
R55410K
OPT
A_DIM_20
POWER_ON/OFF2_1
C5580.1uF16V
OPT
C5320.1uF16V
OPT
R
5
7
5
2
K
1
/
8
W
P
A
N
E
L
_
D
I
S
C
H
A
R
G
E
_
R
E
G
L5093.6uH
INV_CTL
R531 0POWER_20_A_DIM
C54610uF16V
A_DIM_20
C5071000pF50V
INV_CTL_18
R
5
5
9
1
.
8
K
1
2
V
_
P
A
N
E
L
R535 0POWER_22_A_DIM
C509220pF50V
PANEL_CTL
R56610K
R52210KOPT
R5056.8K
C
5
6
0
1
u
F
2
5
V
O
P
T
Q5042SC3052E
B
C
0R527
POWER_24_PWM_DIM
0R526
POWER_22_PWM_DIM
C53847uF10V
+5V_Normal
L5163.6uH
NR8040T3R6N
R520100
R577 4.7
0.1uFC533
OPT
+12V
R
5
7
6
2
K
1
/
8
W
P
A
N
E
L
_
D
I
S
C
H
A
R
G
E
_
R
E
G
+3.5V_ST
L514BLM18PG121SN1D
R
5
7
2
1
0
K
1
%
C57022uF16V
C
5
5
5
2
7
0
0
p
F
+3.5V_ST
C5510.1uF50V
+12V
ERROR_OUT_24
R54559K1%
L5153.6uH
NR8040T3R6N
R532100 POWER_18_INV_CTL
R50112K1/16W1%
C5810.1uF16VNON_PD_+3.5V
C
5
5
7
2
2
0
0
p
F
C52710uF6.3V
C52810uF16V
+24V
A_DIM
C50510uF16V
C56822uF10V
R50210K
IC505
AOZ1024DI
EAN60660601 1P
G
N
D
2
VIN
3
A
G
N
D
4FB
5COMP
6EN
7LX
+3.3V_Normal
R542
10K
C52222uF10V
0R538POWER_20_PWM_DIM
Q5012SC3052
E
B
C
R
5
6
7
5
1
K
1
%
C5080.1uF16V
+5V_USB
C564100pF50V
OPT
C
5
1
6
4
.
7
u
F
1
0
V
R578 4.7
L501MLB-201209-0120P-N2
R54418K1%
INV_CTL_18
R55110K OPT
R
5
3
6
1
0
K
+3.5V_ST
R51505%
PD_+3.5V
POWER_ON/OFF2_1
C5590.1uF16V
OPT
C52447uF10V
OPT
R5330
POWER_18_A_DIM
C565100pF50V
OPT
C5311uFOPT
R
5
5
8
1
0
K
1
2
V
_
P
A
N
E
L
R56510K
C5630.1uF50V
+3.3V_Normal
L
5
0
6
1
2
0
-
o
h
m
R50710K OPT
C52510uF10V
R
5
6
8
1
.
5
K
1
%
+12V
L502BLM18PG121SN1D
+12V
Q5062SC3052
E
B
C
R
5
7
0
5
1
K
1
%
C56722uF10V
L507BLM18PG121SN1D
C537
50VOPT
R52810K
OPT C57122uF16VOPT
+3.5V_ST
L504MLB-201209-0120P-N2
PWM_DIM
P502FW20020-24S
NORMAL_26~55
19
14
9
4
18
13
8
3
17
12
7
2
16
11
6
1
20
15
10
5
21 2223 24
ERROR_OUT
C5200.1uF16V
ESD
POWER_ON/OFF2_1
C52322uF10V
OPT
ERROR_OUT
+3.5V_ST
R52513K
R
5
5
0
1
0
K
1
%
Q5052SC3052
E
B
C
+3.3V_Normal
0R541POWER_24_ERROR_OUT
POWER_ON/OFF2_2
C55210uF25V
PWM_DIM_22
R55522K
R5084.7K
R55722K
0R529POWER_20_ERROR_OUT
R5042K
R537100
POWER_24_INV_CTL
POWER_ON/OFF2_2
R
5
5
9
-
*
1
2
.
7
K
5
V
_
P
A
N
E
L
R5234.7KERROR_OUT_PULL_UP
L513BLM18PG121SN1D
R519100
NON_PD_+3.5V
PWM_DIM
IC504AP2132MP-2.5TRG1
EAN61387601
3
VIN
2
EN
4
VCTRL
1
PG
5
NC
6
VOUT
7
ADJ
8
GND
9
[EP]
+12V
+24V
+5V_Normal
C54510uF16V
R
5
4
9
4
.
7
K
1
%
Q507AO3407A
G
DS
R506330
L511
MLB-201209-0120P-N212V_PANEL
ERROR_OUT_24
R5461K
+12V
C5800.1uF16V
A_DIM
POWER_DET
P501
SMAW200-H24S2
SLIM_32~55
1912V
14 GND
93.5V
4 24V
18 INV ON
13GND
8 GND
324V
1712V
12 3.5V
7GND
2 24V
16 GND/V-sync
113.5V
6 GND
1PWR ON
20 A.DIM
15GND
10 3.5V
5GND
2112V 22 P.DIM1
23GND/P.DIM2 24 Err OUT
25C5060.1uF50V
R
5
4
8
2
7
K
1
%
R
5
6
9
1
0
K
1
%
RL_ON
R55347K
C
5
1
5
0
.
4
7
u
F
2
5
V
+1.5V_DDR
R59110KPOWER_ON/OFF1
+3.5V_ST
R
5
1
8
0
P
O
W
E
R
_
1
6
_
G
N
D
C5910.1uF16V
C53910uF6.3V
C59422uF10V
560pFC593
50V
10uFC590
10V
L517BLM18PG121SN1D
L/DIM0_VSL_VSR574 0
POWER_16_URSA_SCAN
R573 0POWER_16_BCM_SCAN
R5954.3K1%
R5933.9K1%
R5921K1%
R510-*34.7K1%
PD_+18.5VR510-*45.6K1%
PD_+20V
R511-*31.21K1%
PD_+18.5VR511-*41.3K1%
PD_+20V
R517100K
R516100K
NON_PD_+3.5V
R5122.7K1%
PD_+12V
R5131.21K1%
NON_PD_+3.5V
R5108.2K1%
PD_24V
R5111.5K1%
PD_24V
C5500.01uF
50V
C53422uF10V
C53522uF10V
IC503APX803D29
1GND
3VCC 2 RESET
Q503AON7430
3 S_3
2 S_2
4 G
1 S_1
5D
Q508AON7200
3S_3
2S_2
4G
1S_1
5 D
L505
1uH
IC502APX803D29
NON_PD_+3.5V
1GND
3VCC 2 RESET
IC508AP7173-SPG-13 HF(DIODES)
3VCC
2PG
4EN
1IN
5GND
6SS
7FB
8OUT
9
[EP]
IC501TPS40192DRCR
3COMP
2FB
4VDD
1ENABLE
5PGD
6BP5
7LDRV
8BOOT
9SW
10HDRV
1
1
EP_GND
R56412K
R56312K
IC506AOZ1073AIL-3
3AGND
2VIN
4FB
1PGND
5COMP
6EN
7LX_1
8LX_2
IC507AOZ1073AIL-3
3AGND
2VIN
4FB
1PGND
5COMP
6EN
7LX_1
8LX_2
C504100pF50V
R5031K
R
5
7
1
3
.
6
K
1
/
1
6
W
1
%
DUAL COMPONENT
+1.5V_DDR
Err_out
PANEL_POWERQ502
R1
+2.5V_BCM35230
+3.3V_NORMAL
22
LED:GND
FROM LIPS & POWER B/D
IC502,IC503
Max 960 mA
R2
INV_ON
20
Vout=0.8*(1+R1/R2)
R1
Q501,Q504,Q505,Q506
PWM_DIM
R2
Err_out
Switching freq: 500K
PIN No
R2
+5V_USB+WIFI
A-DIM
58
R1
Vout=0.591*(1+R1/R2)
Vout=0.6*(1+R1/R2)
Placed on SMD-TOP
OS Module OPT
5
15V-->3.6V
Vout=0.8*(1+R1/R2)
CMO(09)
24
1ST : EAN61151001, 2ND : EAN60670101
20V-->3.5V
TYP 1450mA
LGD
R2
1ST : 0TRIY80001A 2ND : 0TR387500AA
Power_DET
PWM_DIM
Switching freq: 500K
AUO
3A
A-DIM
GND
ST_3.5V-->3.5V
CHECK PWR/MODULE PIN MAP
Max 7350 mA
Placed on SMD-TOP
INV_ON
MAX 2.8A
PWM_DIM
PWM_DIM
not to RESET at 8kV ESD
Vout=0.8*(1+R1/R2)
3A
R1
INV_ON
MAX 1A
TEST
Vout=0.8*(1+R1/R2)
NC
Switching freq: 500K
24V-->3.48V
2A
1ST : EBK60752501, 2ND : EBK61011501
SHARP
Placed on SMD-TOP
Max 800mA
Err_out
12V-->3.58V
Q507
INV_ON
Switching freq: 600K
BCM35230POWER
R2
R1
1ST : 0TRIH80004A, 2ND : EBK61012501, 3RD : 0TR102009AM
MAX 1.9A
4A
18
+5V_Normal
+0.9V_CORE_BCM35230
V4:VBR-AV5:NC
#16/#20/#23LD - GND OR USELE(N.L.D.) - OPENLE(L.D.) - USE
R2
R1
Vout=0.8*(1+R1/R2)
1.5A
Copyright 2010 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
-
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATESSPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FORTHE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
+
3
.
5
V
_
S
T
EDID_WP
C602
13pF50V
R
6
4
5
2
7
0
K
O
P
T
SCART_MUTE
KEY2
NEC_ISP_Rx
C
6
0
7
1
5
p
F
R
6
2
4
1
0
K
1
0
Y
E
A
R
_
T
O
O
L
N
E
C
_
R
X
D
M
I
C
O
M
_
R
E
S
E
T
R619
22
SIDE_HP_MUTE
R
6
1
2
1
0
K
L
C
D
/
O
L
E
D
X60110MHz
POWER_ON/OFF1
R
6
1
3
1
0
K
T
O
U
C
H
_
K
E
Y
R616
22
+3.5V_ST
R
6
2
2
1
0
K
I
2
C
L
E
D
R
6
2
8
4
.
7
K
+3.5V_ST
R
6
4
4
4
7
K
KEY1
+3.5V_ST
+3.5V_ST
+3.5V_ST
R617 22
R615 22
R641
0
MODEL1_OPT_0
MODEL1_OPT_1
C
6
0
9
1
u
F
C6040.1uF
RL_ON
R
6
2
6
4
.
7
K
R647 20K
1/16W1%
+3.5V_ST
OCD1A
EEPROM_SCL
INSTANT_MODE
MODEL1_OPT_1
R642
4.7MOPT
AMP_RESET_N
S/T_SCL
C
6
0
5
0
.
1
u
F
FLMD0
EEPROM_SDA
L
E
D
_
B
/
L
G
_
L
O
G
O
R
6
3
8
2
2
O
P
T
R
6
0
1
4
7
K
AMP_MUTE
R
6
2
5
1
0
K
1
1
Y
E
A
R
_
T