查询LT 1212供应商...
Transcript of 查询LT 1212供应商...
1
LT1211/LT121214MHz, 7V/µs, Single Supply
Dual and QuadPrecision Op Amps
Slew Rate: 7V/µs Typ Gain-Bandwidth Product: 14MHz Typ Fast Settling to 0.01%
2V Step to 200µV: 900ns Typ10V Step to 1mV: 2.2µs Typ
Excellent DC Precision in All PackagesInput Offset Voltage: 275µV MaxInput Offset Voltage Drift: 6µV/°C MaxInput Offset Current: 30nA MaxInput Bias Current: 125nA MaxOpen-Loop Gain: 1200V/mV Min
Single Supply OperationInput Voltage Range Includes GroundOutput Swings to Ground While Sinking Current
Low Input Noise Voltage: 12nV/√Hz Typ Low Input Noise Current: 0.2pA/√Hz Typ Specified on 3.3V, 5V and ±15V Large Output Drive Current: 20mA Min Low Supply Current per Amplifier: 1.8mA Max Dual in 8-Pin DIP and SO-8 Quad in 14-Pin DIP and Narrow SO-16
The LT®1211 is a dual, single supply precision op amp witha 14MHz gain-bandwidth product and a 7V/µs slew rate.The LT1212 is a quad version of the same amplifier. TheDC precision of the LT1211/LT1212 eliminates trims inmost systems while providing high frequency perfor-mance not usually found in single supply amplifiers.
The LT1211/LT1212 will operate on any supply greaterthan 2.5V and less than 36V total. These amplifiers arespecified on single 3.3V, single 5V and ±15V supplies, andonly require 1.3mA of quiescent supply current per ampli-fier. The inputs can be driven beyond the supplies withoutdamage or phase reversal of the output. The minimumoutput drive is 20mA, ideal for driving low impedanceloads.
U
A
O
PPLICATITYPICAL
Note: For applications requiring higher slew rate, see the LT1213/LT1214 andLT1215/LT1216 data sheets.
Input Bias Current Cancellation
–
+VIN
V+
1/2 LT1211
RF
VOUT
1211/12 TA01
1M
SIGNAL AMP
–
+1/2
LT1211
RG
CANCELLATION AMP
1M
22pF
, LTC and LT are registered trademarks of Linear Technology Corporation.
2.5V Full-Scale 12-Bit Systems: VOS ≤ 0.45LSB 10V Full-Scale 16-Bit Systems: VOS ≤ 1.8LSB Active Filters Photo Diode Amplifiers DAC Current-to-Voltage Amplifiers Battery-Powered Systems
U
SA
O
PPLICATI
SFEATURE D
U
ESCRIPTIO
INPUT VOLTAGE (V)0.01
INPU
T CU
RREN
T (n
A)
0.1 1 10
1211/12 TA02
100
90
80
70
60
50
40
30
20
10
0
VS = 5V, VOUT IN LINEAR REGION
RIN = 300M
RIN = 2.4G
WITHOUT CANCELLATION
WITH CANCELLATION
Input Current vs Input Voltage
查询LT 1212供应商 捷多邦,专业PCB打样工厂,24小时加急出货
2
LT1211/LT1212
A
U
G
W
A
W
U
W
ARBSOLUTE XI TI STotal Supply Voltage (V + to V –) ............................. 36VInput Current ..................................................... ±15mAOutput Short-Circuit Duration (Note 1) ........ ContinuousOperating Temperature Range
LT1211C/LT1212C ............................ – 40°C to 85°CLT1211I/LT1212I ............................... – 40°C to 85°CLT1211M ......................................... –55°C to 125°C
Specified Temperature RangeLT1211C/LT1212C/LT1211I/LT1212I (Note 5) ................... –40°C to 85°CLT1211M ......................................... –55°C to 125°C
Storage Temperature Range ................ –65°C to 150°CJunction Temperature (Note 2)
Plastic Package (N8, S8, N, S) ........................ 150°CCeramic Package (J8)...................................... 175°C
Lead Temperature (Soldering, 10 sec)................. 300°C
PACKAGENUMBER OF MAX TC VOS CERAMIC PLASTIC DIP SURFACE MOUNT
OP AMPS TA RANGE MAX VOS (25°C) (∆VOS/∆T) (J) (N) (S)Two (Dual) –40°C to 85°C 150µV 1.5µV/°C LT1211ACN8
275µV 3µV/°C LT1211CN8,LT1211IN8
275µV 6µV/°C LT1211CS8,LT1211IS8
AVAILABLE OPTIO SU
WU U
PACKAGE/ORDER I FOR ATIO
LT1211CN8LT1211ACN8LT1211IN8LT1211MJ8LT1211AMJ8 1211
1211I
LT1212CSLT1212IS
TJMAX = 150°C, θJA = 100°C/WTJMAX = 150°C, θJA = 70°C/W
TJMAX = 175°C, θJA = 100°C/W (J)TJMAX = 150°C, θJA = 100°C/W (N) TJMAX = 150°C, θJA = 150°C/W
LT1212CNLT1212IN
LT1211CS8LT1211IS8
ORDER PARTNUMBER
ORDER PARTNUMBER
ORDER PARTNUMBER
S8 PART MARKING
ORDER PARTNUMBER
1
2
3
4
8
7
6
5
S8 PACKAGE 8-LEAD PLASTIC SO
1
2
3
4
TOP VIEW
B
A
OUT A
–IN A
+IN A
V–
V+
OUT B
–IN B
+IN B
TOP VIEW
S PACKAGE 16-LEAD PLASTIC SO
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
OUT A
–IN A
+IN A
V+
+IN B
–IN B
OUT B
NC
OUT D
–IN D
+IN D
V–
+IN C
–IN C
OUT C
NC
A
CB
D
J8 PACKAGE 8-LEAD CERDIP
N8 PACKAGE 8-LEAD PDIP
1
2
3
4
8
7
6
5
TOP VIEW
OUT A
–IN A
+IN A
V–
V+
OUT B
–IN B
+IN BB
A
OUT A
–IN A
+IN A
V+
+IN B
–IN B
OUT B
OUT D
–IN D
+IN D
V–
+IN C
–IN C
OUT C
1
2
3
4
5
6
7
14
13
12
11
10
9
8
DA
CB
N PACKAGE 14-LEAD PDIP
TOP VIEW
3
LT1211/LT1212
VS = 5V, VCM = 0.5V, VOUT = 0.5V, TA = 25°C, unless otherwise noted.
LT1211AC LT1211C/LT1211MLT1211AM LT1212C
SYMBOL PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITSVOS Input Offset Voltage 75 150 100 275 µV ∆VOS Long-Term Input Offset 0.5 0.6 µV/Mo∆Time Voltage StabilityIOS Input Offset Current 5 20 5 30 nAIB Input Bias Current 50 100 60 125 nA
Input Noise Voltage 0.1Hz to 10Hz 250 250 nVP-Pen Input Noise Voltage Density fO = 10Hz 12.5 12.5 nV/√Hz
fO = 1000Hz 12.0 12.0 nV/√Hzin Input Noise Current Density fO = 10Hz 0.9 0.9 pA/√Hz
fO = 1000Hz 0.2 0.2 pA/√HzInput Resistance (Note 3) Differential Mode 10 40 10 40 MΩ
Common Mode 500 500 MΩInput Capacitance f = 1MHz 10 10 pFInput Voltage Range 3.5 3.8 3.5 3.8 V
0 –0.3 0 –0.3 VCMRR Common-Mode Rejection Ratio VCM = 0V to 3.5V 90 105 86 102 dBPSRR Power Supply Rejection Ratio VS = 2.5V to 12.5V 90 115 87 110 dBAVOL Large-Signal Voltage Gain VO = 0.05V to 3.7V, RL = 500Ω 250 560 250 560 V/mV
Maximum Output Voltage Swing Output High, No Load 4.30 4.40 4.30 4.40 V(Note 4) Output High, ISOURCE = 1mA 4.20 4.30 4.20 4.30 V
Output High, ISOURCE = 15mA 3.85 4.00 3.85 4.00 VOutput Low, No Load 0.003 0.006 0.003 0.006 VOutput Low, ISINK = 1mA 0.047 0.065 0.047 0.065 VOutput Low, ISINK = 15mA 0.362 0.500 0.362 0.500 V
IO Maximum Output Current (Note 9) ±20 ±50 ±20 ±50 mASR Slew Rate AV = –2 4 4 V/µsGBW Gain-Bandwidth Product f = 100kHz 13 13 MHzIS Supply Current per Amplifier 0.9 1.3 1.8 0.9 1.3 1.8 mA
Minimum Supply Voltage Single Supply 2.2 2.5 2.2 2.5 VFull Power Bandwidth AV = 1, VO = 2.5VP-P 300 300 kHz
tr, tf Rise Time, Fall Time AV = 1, 10% to 90%, VO = 100mV 45 45 nsOS Overshoot AV = 1, VO = 100mV 25 25 %tPD Propagation Delay AV = 1, VO = 100mV 36 36 nstS Settling Time 0.01%, AV = 1, ∆VO = 2V 900 900 ns
Open-Loop Output Resistance IO = 0mA, f = 5MHz 75 75 ΩTHD Total Harmonic Distortion AV = 1, VO = 1VRMS, 20Hz to 20kHz 0.001 0.001 %
PACKAGENUMBER OF MAX TC VOS CERAMIC PLASTIC DIP SURFACE MOUNT
OP AMPS TA RANGE MAX VOS (25°C) (∆VOS/∆T) (J) (N) (S)Two (Dual) –55°C to 125°C 150µV 1.5µV/°C LT1211AMJ8
275µV 3µV/°C LT1211MJ8Four (Quad) –40°C to 85°C 275µV 6µV/°C LT1212CN, LT1212CS,
LT1212IN LT1212IS
AVAILABLE OPTIO SU
5V ELECTRICAL C CHARA TERISTICS
4
LT1211/LT1212
5V ELECTRICAL C CHARA TERISTICSVS = 5V, VCM = 0.5V, VOUT = 0.5V, 0°C ≤ TA ≤ 70°C, unless otherwise noted.
LT1211AC LT1211C/LT1212CSYMBOL PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITSVOS Input Offset Voltage 100 175 150 375 µV∆VOS Input Offset Voltage Drift 8-Pin DIP Package 0.7 1.5 1 3 µV/°C ∆T (Note 3) 14-Pin DIP, SOIC Package 2 6 µV/°CIOS Input Offset Current 5 25 10 35 nAIB Input Bias Current 60 110 70 135 nA
Input Voltage Range 3.4 3.5 3.4 3.5 V0.1 –0.1 0.1 –0.1 V
CMRR Common-Mode Rejection Ratio VCM = 0.1V to 3.4V 89 105 85 102 dBPSRR Power Supply Rejection Ratio VS = 2.5V to 12.5V 89 114 86 110 dBAVOL Large-Signal Voltage Gain VO = 0.05V to 3.7V, RL = 500Ω 150 430 150 430 V/mV
Maximum Output Voltage Swing Output High, No Load 4.20 4.33 4.20 4.33 V(Note 4) Output High, ISOURCE = 1mA 4.10 4.23 4.10 4.23 V
Output High, ISOURCE = 10mA 3.90 4.03 3.90 4.03 VOutput Low, No Load 0.004 0.007 0.004 0.007 VOutput Low, ISINK = 1mA 0.052 0.070 0.052 0.070 VOutput Low, ISINK = 10mA 0.290 0.400 0.290 0.400 V
IS Supply Current per Amplifier 0.8 1.4 2.1 0.8 1.4 2.1 mA
VS = 5V, VCM = 0.5V, VOUT = 0.5V, – 40°C ≤ TA ≤ 85°C, unless otherwise noted. (Note 5)
LT1211C/LT1212CLT1211AC LT1211I/LT1212I
SYMBOL PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITSVOS Input Offset Voltage 120 200 175 500 µV∆VOS Input Offset Voltage Drift 8-Pin DIP Package 0.7 1.5 1 3 µV/°C ∆T (Note 3) 14-Pin DIP, SOIC Package 2 6 µV/°CIOS Input Offset Current 10 30 20 50 nAIB Input Bias Current 70 120 80 145 nA
Input Voltage Range 3.1 3.2 3.1 3.2 V0.2 0 0.2 0 V
CMRR Common-Mode Rejection Ratio VCM = 0.2V to 3.1V 88 104 84 101 dBPSRR Power Supply Rejection Ratio VS = 2.5V to 12.5V 88 113 85 109 dBAVOL Large-Signal Voltage Gain VO = 0.05V to 3.7V, RL = 500Ω 100 390 100 390 V/mV
Maximum Output Voltage Swing Output High, No Load 4.15 4.25 4.15 4.25 V(Note 4) Output High, ISOURCE = 1mA 4.00 4.16 4.00 4.16 V
Output High, ISOURCE = 10mA 3.80 3.96 3.80 3.96 VOutput Low, No Load 0.005 0.008 0.005 0.008 VOutput Low, ISINK = 1mA 0.053 0.075 0.053 0.075 VOutput Low, ISINK = 10mA 0.300 0.420 0.300 0.420 V
IS Supply Current per Amplifier 0.7 1.5 2.2 0.7 1.5 2.2 mA
5
LT1211/LT1212
5V ELECTRICAL C CHARA TERISTICSVS = 5V, VCM = 0.5V, VOUT = 0.5V, – 55°C ≤ TA ≤ 125°C, unless otherwise noted.
LT1211AM LT1211MSYMBOL PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITSVOS Input Offset Voltage 140 250 200 500 µV∆VOS Input Offset Voltage Drift 0.7 1.5 1 3 µV/°C ∆T (Note 3)IOS Input Offset Current 15 40 25 75 nAIB Input Bias Current 75 130 85 160 nA
Input Voltage Range 3.1 3.2 3.1 3.2 V0.4 0.2 0.4 0.2 V
CMRR Common-Mode Rejection Ratio VCM = 0.4V to 3.1V 87 104 81 101 dBPSRR Power Supply Rejection Ratio VS = 2.5V to 12.5V 87 113 84 109 dBAVOL Large-Signal Voltage Gain VO = 0.05V to 3.7V, RL = 500Ω 100 250 100 250 V/mV
Maximum Output Voltage Swing Output High, No Load 4.10 4.20 4.10 4.20 V(Note 4) Output High, ISOURCE = 1mA 3.95 4.10 3.95 4.10 V
Output High, ISOURCE = 10mA 3.70 3.90 3.70 3.90 VOutput Low, No Load 0.007 0.010 0.007 0.010 mVOutput Low, ISINK = 1mA 0.060 0.085 0.060 0.085 mVOutput Low, ISINK = 10mA 0.350 0.500 0.350 0.500 mV
IS Supply Current per Amplifier 0.5 1.7 2.5 0.5 1.7 2.5 mA
VS = ±15V, VCM = 0V, VOUT = 0V, TA = 25°C, unless otherwise noted.
LT1211AC LT1211C/LT1211MLT1211AM LT1212C
SYMBOL PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITSVOS Input Offset Voltage 125 400 150 550 µVIOS Input Offset Current 5 20 5 30 nAIB Input Bias Current 45 95 50 120 nA
Input Voltage Range 13.5 13.8 13.5 13.8 V–15.0 –15.3 –15.0 – 15.3 V
CMRR Common-Mode Rejection Ratio VCM = –15V to 13.5V 90 105 86 102 dBPSRR Power Supply Rejection Ratio VS = ±2V to ±18V 90 113 87 110 dBAVOL Large-Signal Voltage Gain VO = 0V to ±10V, RL = 2k 1200 5000 1200 5000 V/mV
Maximum Output Voltage Swing Output High, ISOURCE = 15mA 13.8 14.0 13.8 14.0 VOutput Low, ISINK = 15mA –14.4 –14.6 –14.4 –14.6 V
IO Maximum Output Current (Note 9) ±20 ±50 ±20 ±50 mASR Slew Rate AV = –2 (Note 6) 5 7 5 7 V/µsGBW Gain-Bandwidth Product f = 100kHz 8 14 8 14 MHzIS Supply Current per Amplifier 0.9 1.8 2.5 0.9 1.8 2.5 mA
Channel Separation VO = ±10V, RL = 2k 128 140 128 140 dBMinimum Supply Voltage Equal Split Supplies ±1.2 ±2.0 ±1.2 ±2.0 VFull Power Bandwidth AV = 1, VO = 20VP-P 60 60 kHzSettling Time 0.01%, AV = 1, ∆VO = 10V 2.2 2.2 µs
+15V ELECTRICAL C CHARA TERISTICS–
6
LT1211/LT1212
VS = ±15V, VCM = 0V, VOUT = 0V, 0°C ≤ TA ≤ 70°C, unless otherwise noted.
+–15V ELECTRICAL C CHARA TERISTICS
LT1211AM LT1211MSYMBOL PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITSVOS Input Offset Voltage 200 500 300 800 µV∆VOS Input Offset Voltage Drift 0.7 1.5 1 3 µV/°C ∆T (Note 3)IOS Input Offset Current 10 40 10 60 nAIB Input Bias Current 55 110 60 140 nA
Input Voltage Range 13.1 13.2 13.1 13.2 V–14.6 –14.8 –14.6 –14.8 V
CMRR Common-Mode Rejection Ratio VCM = –14.6V to 13.1V 87 103 81 100 dBPSRR Power Supply Rejection Ratio VS = ±2V to ±15V 87 111 84 107 dBAVOL Large-Signal Voltage Gain VO = 0V to ±10V, RL = 2k 800 1500 800 1500 V/mV
Maximum Output Voltage Swing Output High, ISOURCE = 10mA 13.6 13.8 13.6 13.8 VOutput Low, ISINK = 10mA –14.3 –14.5 –14.3 –14.5 V
IS Supply Current per Amplifier 0.5 2.3 3.4 0.5 2.3 3.4 mA
LT1211C/LT1212CLT1211AC LT1211I/LT1212I
SYMBOL PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITSVOS Input Offset Voltage 175 450 250 700 µV∆VOS Input Offset Voltage Drift 8-Pin DIP Package 0.7 1.5 1 3 µV/°C ∆T (Note 3) 14-Pin DIP, SOIC Package 2 6 µV/°CIOS Input Offset Current 10 25 10 40 nAIB Input Bias Current 55 100 60 130 nA
Input Voltage Range 13.1 13.2 13.1 13.2 V–14.8 –15.0 –14.8 –15.0 V
CMRR Common-Mode Rejection Ratio VCM = –14.8V to 13.1V 88 103 84 100 dBPSRR Power Supply Rejection Ratio VS = ±2V to ±18V 88 111 85 107 dBAVOL Large-Signal Voltage Gain VO = 0V to ±10V, RL = 2k 1000 3000 1000 3000 V/mV
Maximum Output Voltage Swing Output High, ISOURCE = 10mA 13.7 13.9 13.7 13.9 VOutput Low, ISINK = 10mA –14.5 –14.7 –14.5 –14.7 V
IS Supply Current per Amplifier 0.7 2.2 3.0 0.7 2.2 3.0 mA
LT1211AC LT1211C/LT1212CSYMBOL PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITSVOS Input Offset Voltage 150 425 200 650 µV∆VOS Input Offset Voltage Drift 8-Pin DIP Package 0.7 1.5 1 3 µV/°C ∆T (Note 3) 14-Pin DIP, SOIC Package 2 6 µV/°CIOS Input Offset Current 10 20 10 35 nAIB Input Bias Current 55 100 60 125 nA
Input Voltage Range 13.4 13.5 13.4 13.5 V–14.9 –15.1 –14.9 –15.1 V
CMRR Common-Mode Rejection Ratio VCM = –14.9V to 13.4V 89 104 85 101 dBPSRR Power Supply Rejection Ratio VS = ±2V to ±18V 89 112 86 108 dBAVOL Large-Signal Voltage Gain VO = 0V to ±10V, RL = 2k 1000 3500 1000 3500 V/mV
Maximum Output Voltage Swing Output High, ISOURCE = 10mA 13.8 14.0 13.8 14.0 VOutput Low, ISINK = 10mA –14.5 –14.7 –14.5 –14.7 V
IS Supply Current per Amplifier 0.8 2.1 2.9 0.8 2.1 2.9 mA
VS = ±15V, VCM = 0V, VOUT = 0V, – 55°C ≤ TA ≤ 125°C, unless otherwise noted.
VS = ±15V, VCM = 0V, VOUT = 0V, –40°C ≤ TA ≤ 85°C, unless otherwise noted. (Note 5)
7
LT1211/LT1212
3.3V ELECTRICAL C CHARA TERISTICSVS = 3.3V, VCM = 0.5V, VOUT = 0.5V, TA = 25°C, unless otherwise noted. (Note 7)
LT1211AM LT1211MSYMBOL PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITSVOS Input Offset Voltage 130 250 200 500 µV
Input Voltage Range (Note 8) 1.4 1.5 1.4 1.5 V0.4 0.2 0.4 0.2 V
Maximum Output Voltage Swing Output High, No Load 2.40 2.50 2.40 2.50 VOutput High, ISOURCE = 1mA 2.25 2.40 2.25 2.40 VOutput High, ISOURCE = 10mA 2.00 2.20 2.00 2.20 VOutput Low, No Load 0.007 0.010 0.007 0.010 VOutput Low, ISINK = 1mA 0.060 0.085 0.060 0.085 VOutput Low, ISINK = 10mA 0.350 0.500 0.350 0.500 V
LT1211AC LT1211C/LT1211MLT1211AM LT1212C
SYMBOL PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITSVOS Input Offset Voltage 75 150 100 275 µV
Input Voltage Range (Note 8) 1.8 2.1 1.8 2.1 V0 –0.3 0 – 0.3 V
Maximum Output Voltage Swing Output High, No Load 2.60 2.70 2.60 2.70 VOutput High, ISOURCE = 1mA 2.50 2.60 2.50 2.60 VOutput High, ISOURCE = 15mA 2.15 2.30 2.15 2.30 VOutput Low, No Load 0.003 0.006 0.003 0.006 VOutput Low, ISINK = 1mA 0.047 0.065 0.047 0.065 VOutput Low, ISINK = 15mA 0.362 0.500 0.362 0.500 V
IO Maximum Output Current ±20 ±50 ±20 ±50 mA
VS = 3.3V, VCM = 0.5V, VOUT = 0.5V, – 55°C ≤ TA ≤ 125°C, unless otherwise noted. (Note 7)
VS = 3.3V, VCM = 0.5V, VOUT = 0.5V, 0°C ≤ TA ≤ 70°C, unless otherwise noted. (Note 7)
LT1211C/LT1212CLT1211AC LT1211I/LT1212I
SYMBOL PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITSVOS Input Offset Voltage 120 200 175 500 µV
Input Voltage Range (Note 8) 1.4 1.5 1.4 1.5 V0.2 0 0.2 0 V
Maximum Output Voltage Swing Output High, No Load 2.45 2.55 2.45 2.55 VOutput High, ISOURCE = 1mA 2.30 2.46 2.30 2.46 VOutput High, ISOURCE = 10mA 2.10 2.26 2.10 2.26 VOutput Low, No Load 0.005 0.008 0.005 0.008 VOutput Low, ISINK = 1mA 0.053 0.075 0.053 0.075 VOutput Low, ISINK = 10mA 0.300 0.420 0.300 0.420 V
VS = 3.3V, VCM = 0.5V, VOUT = 0.5V, – 40°C ≤ TA ≤ 85°C, unless otherwise noted. (Notes 5, 7)
LT1211AC LT1211C/LT1212CSYMBOL PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITSVOS Input Offset Voltage 100 175 150 375 µV
Input Voltage Range (Note 8) 1.7 1.4 1.7 1.8 V0.1 –0.1 0.1 –0.1 V
Maximum Output Voltage Swing Output High, No Load 2.50 2.63 2.50 2.63 VOutput High, ISOURCE = 1mA 2.40 2.53 2.40 2.53 VOutput High, ISOURCE = 10mA 2.20 2.33 2.20 2.33 VOutput Low, No Load 0.004 0.007 0.004 0.007 VOutput Low, ISINK = 1mA 0.052 0.070 0.052 0.070 VOutput Low, ISINK = 10mA 0.290 0.400 0.290 0.400 V
8
LT1211/LT1212
Note 1: A heat sink may be required to keep the junction temperaturebelow absolute maximum when the output is shorted indefinitely.Note 2: TJ is calculated from the ambient temperature TA and powerdissipation PD according to the following formulas:
LT1211MJ8, LT1211AMJ8: TJ = TA + (PD × 100°C/W)LT1211CN8, LT1211ACN8: TJ = TA + (PD × 100°C/W)LT1211CS8: TJ = TA + (PD × 150°C/W)LT1212CN: TJ = TA + (PD × 70°C/W)LT1212CS: TJ = TA + (PD × 100°C/W)
Note 3: This parameter is not 100% tested.Note 4: Guaranteed by correlation to 3.3V and ±15V tests.
Note 5: The LT1211C/LT1212C are guaranteed to meet specifiedperformance from 0°C to 70°C and are designed, characterized andexpected to meet these extended temperature limits, but are not tested at–40°C and 85°C. The LT1211I/LT1212I are guaranteed to meet theextended temperature limits.Note 6: Slew rate is measured between ±8.5V on an output swing of ±10Von ±15V supplies.Note 7: Most LT1211/LT1212 electrical characteristics change very littlewith supply voltage. See the 5V tables for characteristics not listed in the3.3V table.Note 8: Guaranteed by correlation to 5V and ±15V tests.Note 9: Guaranteed by correlation to 3.3V tests.
C CHARA TERISTICS
UW
ATYPICAL PERFOR CE
ELECTRICAL C CHARA TERISTICS
INPUT OFFSET VOLTAGE (µV)–350
PERC
ENT
OF U
NITS
(%)
70
60
50
40
30
20
10
0 –150 50 150
1211/12 G01
–250 –50 250 350
LT1211 J8 PACKAGE LT1211 N8 PACKAGE
VS = 5V
INPUT OFFSET VOLTAGE (µV)–700
PERC
ENT
OF U
NITS
(%)
70
60
50
40
30
20
10
0 –300 100 300
1211/12 G03
–500 –100 500 700
LT1211 J8 PACKAGE LT1211 N8 PACKAGE
VS = ±15V
INPUT OFFSET VOLTAGE (µV)–350
PERC
ENT
OF U
NITS
(%)
70
60
50
40
30
20
10
0 –150 50 150
1211/12 G04
–250 –50 250 350
LT1211 S8 PACKAGE LT1212 N PACKAGE LT1212 S PACKAGE
VS = 5V
INPUT OFFSET VOLTAGE (µV)–700
PERC
ENT
OF U
NITS
(%)
70
60
50
40
30
20
10
0 –300 100 300
1211/12 G06
–500 –100 500 700
LT1211 S8 PACKAGE LT1212 N PACKAGE LT1212 S PACKAGE
VS = ±15V
Distribution of Offset Voltage DriftDistribution of Input Offset Voltage with Temperature Distribution of Input Offset Voltage
Distribution of Offset Voltage DriftDistribution of Input Offset Voltage with Temperature Distribution of Input Offset Voltage
OFFSET VOLTAGE DRIFT WITH TEMPERATURE (µV/°C)–3
PERC
ENT
OF U
NITS
(%)
50
40
30
20
10
03
1211/12 G02
–2 –1 1
LT1211 J8 PACKAGE LT1211 N8 PACKAGE
VS = 5V
0 2
OFFSET VOLTAGE DRIFT WITH TEMPERATURE (µV/°C)–6
PERC
ENT
OF U
NITS
(%)
50
40
30
20
10
06
1211/12 G05
–4 –2 2
LT1211 S8 PACKAGE LT1212 N PACKAGE LT1212 S PACKAGE
VS = 5V
0 4
9
LT1211/LT1212
C CHARA TERISTICS
UW
ATYPICAL PERFOR CE
Voltage Gain, Phase vs Gain-Bandwidth Product,Voltage Gain vs Frequency Frequency Phase Margin vs Supply Voltage
FREQUENCY (Hz)1
VOLT
AGE
GAIN
(dB)
100M
1211/12 G07
100 10k 1M
140
120
100
80
60
40
20
0
–2010 1k 100k 10M
CL = 20pF RL = 2k
VS = 5V
VS = ±15V
TOTAL SUPPLY VOLTAGE (V)1
GAIN
-BAN
DWID
TH P
RODU
CT (M
Hz)
16
15
14
13
12
11
10
10 40
1211/12 G09
60
50
40
30
20
10
03 5 7 20 30
PHASE MARGIN (DEG)
TA = 25°C
TA = 125°C
TA = 25°C, 125°C
TA = –55°C
TA = –55°C
TEMPERATURE (°C)–50
SLEW
RAT
E (V
/µs)
10
8
6
4
2–25 0 50 75
1211/12 G10
100 12525
VS = ±15V
VS = 5V
TA = 25°C AV = –2 RL = 10k
FREQUENCY (Hz)
OUTP
UT S
WIN
G (V
P-P)
5
4
3
2
1
010k 100k 1M
1211/12 G13
1k
AV = –1
AV = 1
VS = 5V
100
FREQUENCY (Hz)
OUTP
UT S
WIN
G (V
P-P)
30
25
20
15
10
5
010k 100k 1M
1211/12 G14
1k100
VS = ±15V
Slew Rate vs Temperature Slew Rate vs Supply Voltage Capacitive Load Handling
Undistorted Output Swing Undistorted Output Swing Total Harmonic Distortion andvs Frequency, VS = 5V vs Frequency, VS = ±15V Noise vs Frequency
FREQUENCY (Hz)100k
VOLT
AGE
GAIN
(dB)
60
40
20
0
–201M 10M 100M
1211/12 G08
100
80
60
40
20
0
–20
–40
–60
PHASE SHIFT (DEG)
PHASE
GAIN
VS = 5V
VS = ±15V
VS = 5V
VS = ±15V
CL = 20pF RL = 2k
TOTAL SUPPLY VOLTAGE (V)0
SLEW
RAT
E (V
/µs)
8 16 20 364 12 24 28 32
10
8
6
4
2
0
1211/12 G11
AV = –2 RL = 10k TA = 125°C
TA = 25°C
TA = –55°C
CAPACITIVE LOAD (pF)10
OVER
SHOO
T (%
)
80
70
60
50
40
30
20
10
0100 10000
1211/12 G12
AV = 1
AV = 5
AV = 10
VS = 5V
1000
FREQUENCY (Hz)
TOTA
L HA
RMON
IC D
ISTO
RTIO
N AN
D NO
ISE
(%)
10 1k 10k 100k
1211/12 G15
100
0.1
0.01
0.001
0.0001
VS = 5V VO = 3VP-P RL = 1k
AV = 10
AV = 1
10
LT1211/LT1212
C CHARA TERISTICS
UW
ATYPICAL PERFOR CE
Open-Loop Voltage Gain Positive Output Saturationvs Supply Voltage Open-Loop Gain, VS = 5V Voltage vs Temperature
Output Short-Circuit CurrentChannel Separation vs Frequency vs Temperature Output Impedance vs Frequency
Negative Output SaturationVoltage Gain vs Load Resistance Open-Loop Gain, VS = ±15V Voltage vs Temperature
TEMPERATURE (°C)–50
SATU
RATI
ON V
OLTA
GE, V
+ – V
OUT
(V)
1.4
1.2
1.0
0.8
0.6
0.4
0.225 75–25 0 50 100 125
ISOURCE = 20mA
VS = 5V
ISOURCE = 10mA
ISOURCE = 1mA
ISOURCE = 10µA
1211/12 G18
0 1 2 3 4 OUTPUT (V)
1211/12 G17
–10 0 10OUTPUT (V)
1211/12 G20
CASE TEMPERATURE (°C)–50
OUTP
UT S
HORT
-CIR
CUIT
CUR
RENT
(mA)
60
50
40
30
2025 75–25 0 50 100 125
1211/12 G23
VS = ±15V SOURCING OR SINKING
VS = 5V SOURCING
TEMPERATURE (°C)–50
SATU
RATI
ON V
OLTA
GE, V
OUT
– V– (
mV)
1000
100
10
1–25 125
1211/12 G21
ISINK = 20mA
VS = 5V
0 25 50 10075
ISINK = 10mA
ISINK = 1mA
ISINK = 10µA
FREQUENCY (Hz)10k
OUTP
UT IM
PEDA
NCE
(Ω)
1000
100
10
1
0.1
0.01100k 1M 10M
1211/12 G24
AV = 100
VS = ±15V
AV = 10
AV = 1
LOAD RESISTANCE (Ω)10
OPEN
-LOO
P VO
LTAG
E GA
IN (V
/mV)
10k
1k
100
10100 1k 10k
1211/12 G19
TA = 25°C
VS = 5V
VS = ±15V
RL = 2k
RL =500Ω
RL = 2k
RL =500Ω
TOTAL SUPPLY VOLTAGE (V)0
OPEN
-LOO
P VO
LTAG
E GA
IN (V
/mV)
8 16 20 364 12 24 28 32
6k
5k
4k
3k
2k
1k
0
1211/12 G16
TA = 25°C
TA = –55°C
RL = 2k
TA = 125°C
FREQUENCY (Hz)
CHAN
NEL
SEPA
RATI
ON (d
B)
140
130
120
110
100
90
80
70
60
50
40
30
10k 100k 10M
1211/12 G22
1M
VS = ±15V TA = 25°C
INPU
T, 5
µV/D
IVIN
PUT,
5µV
/DIV
11
LT1211/LT1212
250µV/DIV
200ns/DIVVS = 5VAV = 1 1211/12 G31
500m
V/D
IV
5V Settling
C CHARA TERISTICS
UW
ATYPICAL PERFOR CE
±15V Small-Signal Response
100ns/DIVVS = ±15VAV = 1 1211/12 G28
5V Small-Signal Response
100ns/DIVVS = 5VAV = 1 1211/12 G25
Settling Time to 0.01%vs Output Step
2µs/DIVVS = ±15VAV = –1RF = RG = 1k 1211/12 G30
10V
0V
–10V
±15V Large-Signal Response
3V
0V
500ns/DIVVS = 5VAV = –1RF = RG = 1kCF = 20pF 1211/12 G27
5V Large-Signal Response
10V
0V
–10V
2µs/DIVVS = ±15VAV = 1 1211/12 G29
±15V Large-Signal Response
3V
0V
500ns/DIVVS = 5VAV = 1 1211/12 G26
5V Large-Signal Response
1mV/D
IV2V/D
IV
500ns/DIVVS = ±15VAV = –1 1211/12 G32
±15V Settling
20m
V/D
IV20
mV/
DIV
SETTLING TIME (µs)0.5
OUTP
UT S
TEP
(V)
1.0 2.0
1211/12 G33
10
8
6
4
2
0
–2
–4
–6
–8
–102.5
INVERTING
VS = ±15V
1.5
NONINVERTING
NONINVERTING
INVERTING
12
LT1211/LT1212
C CHARA TERISTICS
UW
ATYPICAL PERFOR CE
Input Noise Current, Noise Common-Mode Rejection Ratio Input Referred Power SupplyVoltage Density vs Frequency vs Frequency Rejection Ratio vs Frequency
Input Bias Current vs Common-Mode RangeInput Bias Current vs Temperature Common-Mode Voltage vs Temperature
Supply Current vs Supply Voltage Supply Current vs Temperature Warm-Up Drift vs Time
SUPPLY VOLTAGE (V)0
SUPP
LY C
URRE
NT P
ER A
MPL
IFIE
R (m
A)
2
1
02 4 5
1211/12 G34
1 3
TA = 125°C
TA = 25°C
TA = –55°C
FREQUENCY (Hz)
130
120
110
100
90
80
70
60
50
40
301k 100k 1M 10M
1211/12 G42
10k
NEGATIVE SUPPLY
POW
ER S
UPPL
Y RE
JECT
ION
RATI
O (d
B) VS = ±15V AV = 100
POSITIVE SUPPLY
TEMPERATURE (°C)
COM
MON
-MOD
E RA
NGE
(V)
V+
V+–1
V+–2
1211/12 G39
V –+1
V –
V ––1–50 25 75–25 0 50 100 125
TEMPERATURE (°C)–50
SUPP
LY C
URRE
NT P
ER A
MPL
IFIE
R (m
A)
2.6
2.2
1.8
1.4
1.0
0.6–25 0 50 75
1211/12 G35
100 12525
VS = ±15V
VS = 5V
TIME AFTER POWER-UP (SEC)0
CHAN
GE IN
OFF
SET
VOLT
AGE
(µV)
2
1
0
–1
–240
1211/12 G36
10 20 30 50
VS = 5V RL = ∞ 2 TYPICAL AMPLIFIERS
TEMPERATURE (°C)–50
INPU
T BI
AS C
URRE
NT (n
A)
100
90
80
70
60
50
40
3025 75–25 0 50 100 125
1211/12 G37
IOS
+IB
–IB
VS = 5V
COMMON-MODE VOLTAGE (V)–1
INPU
T BI
AS C
URRE
NT (n
A)
0
–20
–40
–60
–80
–1003
1211/12 G38
0 1 2 4
TA = –55°C
VS = 5V
TA = 125°CTA = 25°C
FREQUENCY (Hz)10k
COM
MON
-MOD
E RE
JECT
ION
RATI
O (d
B)
110
100
90
80
70
60
50
40
30
20
10
100k 1M 10M
1211/12 G41
VS = 5V
FREQUENCY (Hz)
20
18
16
14
12
10
8
6
4
2
010 1k 10k 100k
1211/12 G40
100
CURRENT NOISE
IN
PUT
NOIS
E VO
LTAG
E DE
NSIT
Y (n
V/√H
z) VS = ±15V TA = 25°C RS = 0Ω
VOLTAGE NOISE
INPUT NOISE CURRENT DENSITY (pA/√Hz)
2.0
1.8
1.6
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0
13
LT1211/LT1212
U
SA
O
PPLICATI
WU U
I FOR ATIOSupply Voltage
The LT1211/LT1212 op amps are fully functional and allinternal bias circuits are in regulation with 2.2V of supply.The amplifiers will continue to function with as little as1.5V, although the input common-mode range and thephase margin are about gone. The minimum operatingsupply voltage is guaranteed by the PSRR tests which aredone with the input common mode equal to 500mV and aminimum supply voltage of 2.5V. The LT1211/LT1212 areguaranteed over the full –55°C to 125°C range with aminimum supply voltage of 2.5V.
The positive supply pin of the LT1211/LT1212 should bebypassed with a small capacitor (about 0.01µF) within aninch of the pin. When driving heavy loads and for goodsettling time, an additional 4.7µF capacitor should beused. When using split supplies, the same is true for thenegative supply pin.
Power Dissipation
The LT1211/LT1212 amplifiers combine high speed andlarge output current drive into very small packages. Be-cause these amplifiers work over a very wide supply range,it is possible to exceed the maximum junction temperatureunder certain conditions. To insure that the LT1211/LT1212 are used properly, calculate the worst case powerdissipation, define the maximum ambient temperature,select the appropriate package and then calculate themaximum junction temperature.
The worst case amplifier power dissipation is the total ofthe quiescent current times the total power supply voltageplus the power in the IC due to the load. The quiescentsupply current of the LT1211/LT1212 has a positive tem-perature coefficient. The maximum supply current of eachamplifier at 125°C is given by the following formula:
ISMAX = 2.5 + 0.036 • (VS – 5) in mA
VS is the total supply voltage.
The power in the IC due to the load is a function of theoutput voltage, the supply voltage and load resistance. Theworst case occurs when the output voltage is at halfsupply, if it can go that far, or its maximum value if itcannot reach half supply.
For example, calculate the worst case power dissipationwhile operating on ±15V supplies and driving a 500Ω load.
ISMAX = 2.5 + 0.036 • (30 – 5) = 3.4mA
PDMAX = 2 • VS • ISMAX + (VS – VOMAX) • VOMAX/RL
PDMAX = 2 • 15V × 3.4mA + (15V – 7.5V) • 7.5V/500
= 0.102 + 0.113 = 0.215W per Amp
If this is the quad LT1212, the total power in the packageis four times that, or 0.860W. Now calculate how much thedie temperature will rise above the ambient. The totalpower dissipation times the thermal resistance of thepackage gives the amount of temperature rise. For thisexample, in the SO surface mount package, the thermalresistance is 100°C/W junction-to-ambient in still air.
Temperature Rise = PDMAX • θJA = 0.860W • 100°C/W
= 86°C
The maximum junction temperature allowed in the plasticpackage is 150°C. Therefore the maximum ambient al-lowed is the maximum junction temperature less thetemperature rise.
Maximum Ambient = 150°C – 86°C = 64°C
That means the SO quad can only be operated at or below64°C on ±15V supplies with a 500Ω load.
As a guideline to help in the selection of the LT1211/LT1212, the following table describes the maximum sup-ply voltage that can be used with each part based on thefollowing assumptions:
1. The maximum ambient is 70°C or 125°C dependingon the part rating.
2. The load is 500Ω, includes the feedback resistors.3. The output can be anywhere between the supplies.
PART MAX SUPPLIES MAX POWER AT MAX TA
LT1211MJ8 19.5V or ±16.4V 500mWLT1211CN8 25.2V or ±18.0V 800mWLT1211CS8 20.3V or ±17.1V 533mWLT1212CN 21.0V or ±17.8V 1143mWLT1212CS 17.3V or ±14.4V 800mW
14
LT1211/LT1212
U
SA
O
PPLICATI
WU U
I FOR ATIOpositive rail, is about 100Ω as the output starts to sourcecurrent; this resistance drops to about 25Ω as the currentincreases. Therefore when the output sources 1mA, theoutput will swing to within 0.7V of the positive supply.While sourcing 20mA, it is within 1.1V of the positivesupply.
The output of the LT1211/LT1212 will swing to within 3mVof the negative supply while sinking zero current. Thus, ina typical single supply application with the load going toground, the output will go to within 3mV of ground. Theopen-loop output resistance when the output is drivenhard into the negative rail is about 44Ω at low currents andreduces to about 24Ω at high currents. Therefore, whenthe output sinks 1mA, the output is about 42mV above thenegative supply and while sinking 20mA, it is about480mV above it.
The output of the LT1211/LT1212 has reverse-biaseddiodes to each supply. If the output is forced beyond eithersupply, unlimited currents will flow. If the current istransient and limited to several hundred mA, no damagewill occur.
Feedback Components
Because the input currents of the LT1211/LT1212 are lessthan 125nA, it is possible to use high value feedbackresistors to set the gain. However, care must be taken toinsure that the pole that is formed by the feedback resis-tors and the input capacitance does not degrade thestability of the amplifier. For example, if a single supply,noninverting gain of two is set with two 20k resistors, theLT1211/LT1212 will probably oscillate. This is becausethe amplifier goes open-loop at 3MHz (6dB of gain) andhas 50° of phase margin. The feedback resistors and the10pF input capacitance generate a pole at 1.6MHz thatintroduces 63° of phase shift at 3MHz! The solution issimple; use lower value resistors or add a feedbackcapacitor of 10pF or more.
Inputs
Typically, at room temperature, the inputs of the LT1211/LT1212 can common mode 400mV below ground (V –)and to within 1.2V of the positive supply with the amplifierstill functional. However the input bias current and offsetvoltage will shift as shown in the characteristic curves. Forfull precision performance, the common-mode rangeshould be limited between ground (V–) and 1.5V below thepositive supply.
When either of the inputs is taken below ground (V –) bymore than about 700mV, that input bias current willincrease dramatically. The current is limited by internal100Ω resistors between the input pins and diodes to eachsupply. The output will remain low (no phase reversal) forinputs 1.3V below ground (V –). If the output does not haveto sink current, such as in a single supply system with a 1kload to ground, there is no phase reversal for inputs up to8V below ground.
There are no clamps across the inputs of the LT1211/LT1212 and therefore each input can be forced to anyvoltage between the supplies. The input current will re-main constant at about 60nA over most of this range.When an input gets closer than 1.5V to the positive supply,that input current will gradually decrease to zero until theinput goes above the supply, then it will increase due to thepreviously mentioned diodes. If the inverting input is heldmore positive than the noninverting input by 200mV ormore, while at the same time the noninverting input iswithin 300mV of ground (V –), then the supply current willincrease by 1mA and the noninverting input current willincrease to about 10µA. This should be kept in mind incomparator applications where the inverting input staysabove ground (V –) and the noninverting input is at or nearground (V –).
Output
The output of the LT1211/LT1212 will swing to within0.60V of the positive supply with no load. The open-loopoutput resistance, when the output is driven hard into the
15
LT1211/LT1212
U
SA
O
PPLICATI
WU U
I FOR ATIOComparator Applications
Sometimes it is desirable to use an op amp as a compara-tor. When operating the LT1211/LT1212 on a single 3.3Vor 5V supply, the output interfaces directly with most TTLand CMOS logic.
The response time of the LT1211/LT1212 is a strongfunction of the amount of input overdrive as shown in the
4
2
0
100
0
VS = 5V 1211/12 AI01
RL = ∞
4
2
0
100
0
5µs/DIVVS = 5V 1211/12 AI02
RL = ∞
LT1211 Comparator Response (+)20mV, 10mV, 5mV, 2mV Overdrives
LT1211 Comparator Response (–)20mV, 10mV, 5mV, 2mV Overdrives
W
IS PLI IF ED S
W
ACHE TIC
following photos. These amplifiers are unity-gain stableop amps and not fast comparators, therefore, the logicbeing driven may oscillate due to the long transition time.The output can be speeded up by adding 20mV or more ofhysteresis (positive feedback), but the offset is then afunction of the input direction.
INPU
T (m
V)OU
TPUT
(V)
OUTP
UT (V
)IN
PUT
(mV)
CI
Q5
Q10CF
RF
I7 I8CO
V–
CMBIAS
OUT
V +
I6I5I4I3I2I1
–IN +IN
1211/12 SS
Q7
Q9
Q8
Q11
Q12
Q14 Q15
Q13
Q16
Q6
Q3 Q4
Q1 Q2
5µs/DIV
16
LT1211/LT1212
U
SA
O
PPLICATITYPICAL
1A Voltage-Controlled Current Source
VIN
V+
RL
IOUT
1211/12 TA04
1k
1k
1k1k
100Ω500pF
IOUT = VIN 1Ω
tr < 1µs
Si9430DY P-CHANNEL
1Ω
–
+
1/2 LT1211
–
+VIN
V+
1/2 LT1211
RL
IOUT
1211/12 TA05
1k
100Ω
500pF
Si9410DY N-CHANNEL
1Ω
V+
IOUT = VIN 1Ω
tr < 1µs
1A Voltage-Controlled Current Sink
17
LT1211/LT1212
PACKAGE DESCRIPTIO
U
Dimensions in inches (millimeters) unless otherwise noted.
J8 Package8-Lead CERDIP (Narrow 0.300, Hermetic)
(LTC DWG # 05-08-1110)
J8 1197
0.014 – 0.026 (0.360 – 0.660)
0.200 (5.080)
MAX
0.015 – 0.060 (0.381 – 1.524)
0.125 3.175 MIN0.100 ± 0.010
(2.540 ± 0.254)
0.300 BSC (0.762 BSC)
0.008 – 0.018 (0.203 – 0.457)
0° – 15°
0.005 (0.127)
MIN
0.405 (10.287)
MAX
0.220 – 0.310 (5.588 – 7.874)
1 2 3 4
8 7 6 5
0.025 (0.635)
RAD TYP0.045 – 0.068
(1.143 – 1.727) FULL LEAD
OPTION
0.023 – 0.045 (0.584 – 1.143)
HALF LEAD OPTION
CORNER LEADS OPTION (4 PLCS)
0.045 – 0.068 (1.143 – 1.727)
NOTE: LEAD DIMENSIONS APPLY TO SOLDER DIP/PLATE OR TIN PLATE LEADS
18
LT1211/LT1212
PACKAGE DESCRIPTIO
U
Dimensions in inches (millimeters) unless otherwise noted.
N Package14-Lead PDIP (Narrow 0.300)
(LTC DWG # 05-08-1510)
N14 1197
0.020 (0.508)
MIN
0.125 (3.175)
MIN
0.130 ± 0.005 (3.302 ± 0.127)
0.045 – 0.065 (1.143 – 1.651)
0.065 (1.651)
TYP
0.018 ± 0.003 (0.457 ± 0.076)
0.100 ± 0.010 (2.540 ± 0.254)
0.005 (0.125)
MIN
0.255 ± 0.015* (6.477 ± 0.381)
0.770* (19.558)
MAX
31 2 4 5 6 7
891011121314
0.009 – 0.015 (0.229 – 0.381)
0.300 – 0.325 (7.620 – 8.255)
0.325+0.035 –0.015+0.889 –0.3818.255( )
*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)
N8 Package8-Lead PDIP (Narrow 0.300)
(LTC DWG # 05-08-1510)
N8 1197
0.100 ± 0.010 (2.540 ± 0.254)
0.065 (1.651)
TYP
0.045 – 0.065 (1.143 – 1.651)
0.130 ± 0.005 (3.302 ± 0.127)
0.020 (0.508)
MIN0.018 ± 0.003
(0.457 ± 0.076)
0.125 (3.175)
MIN
1 2 3 4
8 7 6 5
0.255 ± 0.015* (6.477 ± 0.381)
0.400* (10.160)
MAX
0.009 – 0.015 (0.229 – 0.381)
0.300 – 0.325 (7.620 – 8.255)
0.325+0.035 –0.015+0.889 –0.3818.255( )
*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)
19
LT1211/LT1212
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.However, no responsibility is assumed for its use. Linear Technology Corporation makes no represen-tation that the interconnection of its circuits as described herein will not infringe on existing patent rights.
PACKAGE DESCRIPTIO
U
Dimensions in inches (millimeters) unless otherwise noted.
S8 Package8-Lead Plastic Small Outline (Narrow 0.150)
(LTC DWG # 05-08-1610)
0.016 – 0.050 0.406 – 1.270
0.010 – 0.020 (0.254 – 0.508)
× 45°
0° – 8° TYP0.008 – 0.010
(0.203 – 0.254)
1 2 3 4 5 6 7 8
0.150 – 0.157** (3.810 – 3.988)
16 15 14 13
0.386 – 0.394* (9.804 – 10.008)
0.228 – 0.244 (5.791 – 6.197)
12 11 10 9
S16 0695
0.053 – 0.069 (1.346 – 1.752)
0.014 – 0.019 (0.355 – 0.483)
0.004 – 0.010 (0.101 – 0.254)
0.050 (1.270)
TYPDIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE
*
**
S Package16-Lead Plastic Small Outline (Narrow 0.150)
(LTC DWG # 05-08-1610)
1 2 3 4
0.150 – 0.157** (3.810 – 3.988)
8 7 6 5
0.189 – 0.197* (4.801 – 5.004)
0.228 – 0.244 (5.791 – 6.197)
0.016 – 0.050 0.406 – 1.270
0.010 – 0.020 (0.254 – 0.508)
× 45°
0°– 8° TYP0.008 – 0.010
(0.203 – 0.254)
SO8 0996
0.053 – 0.069 (1.346 – 1.752)
0.014 – 0.019 (0.355 – 0.483)
0.004 – 0.010 (0.101 – 0.254)
0.050 (1.270)
TYPDIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE
*
**
20
LT1211/LT1212
12112fa LT/TP 0798 2K REV A • PRINTED IN USALinear Technology Corporation1630 McCarthy Blvd., Milpitas, CA 95035-7417(408) 432-1900 FAX: (408) 434-0507 www.linear-tech.com LINEAR TECHNOLOGY CORPORATION 1993
PART NUMBER DESCRIPTION COMMENTS
LT1213/LT1214 28MHz, 12V/µs, Single Supply Dual and Quad Precision Op Amps Twice as Fast as LT1211
LT1215/LT1216 23MHz, 50V/µs, Single Supply Dual and Quad Precision Op Amps Seven Times LT1211 Slew Rate
LT1498/LT1499 10MHz, 6V/µs, Dual/Quad Rail-to-Rail Input and Output Precision C-Load Op Amps Rail-to-Rail LT1211
LT1630/LT1631 30MHz, 10V/µs, Dual/Quad Rail-to-Rail Input and Output Precision Op Amps Rail-to-Rail LT1213
LT1632/LT1633 45MHz, 45V/µs, Dual/Quad Rail-to-Rail Input and Output Precision Op Amps Rail-to-Rail LT1215
FREQUENCY (Hz)10k
GAIN
(dB)
10
0
–10
–20
–30
–40
–50
–60
–70
–80
–90100k 1M 10M
1211/12 TA03b
R1 2.94k
20k
C1
1000pF
1211/12 TA03a
VOUT
1µF
R2 866Ω
VIN
13k+
2.94k
1.21k
C2 1000pF
1000pF
2.10k
1000pF
3.3V
1. 21k
12-BIT ACCURATE SIGNAL RANGE FROM 6mV TO 1.8V ON 3.3V SINGLE SUPPLY. MAXIMUM OUTPUT OFFSET ERROR IS 676µV. FOR EACH 2ND ORDER SECTION:
WO2 = 1
C1C2R1R2
R1 = 1 WOQC1
R2 = Q WOC2
–
+
1/4 LT1211 –
+
1/4 LT1211 –
+
1/4 LT1211 –
+
1/4 LT1211
Single Supply, 100kHz, 4th Order Butterworth Lowpass Filter
RELATED PARTS
TYPICAL APPLICATIO
U