Bài giảng Protel 99 (1)

download Bài giảng Protel 99 (1)

of 30

Transcript of Bài giảng Protel 99 (1)

TO BN THIT K MCH NGUYN L: 1. Nhn chut tri vo File/ New Hi thoi New Design Database.

B1: Chn kiu lu tr d liu

B3: Nhn vo Browse chn a ch lu bn TK

B2: t tn ddb

B4: Nhn OK

D liu lu tr c 2 dng: + MS Access Database Ton b bn thit k lu tr trn 1 file duy nht (dng*.ddb) Khi TK nn to 1 Folder ring lu. + Windows file System Bn thit k c lu tr thnh cc file ring l : *.sch, *.pcb Nn chn kiu d liu ny. Phng thc lu tr khng nh hng n cch truy xut v lm vic vi Design Explore 2. Nhn p chut tri vo Documents:

Nhn p chut

3. Chn File/New (hoc nhn chut phi, chn New) Hi thoi New Documant

B1: Nhn chn B2: Nhn OK

4. t tn: chn Edit /Rename ...Sch (v d: Dahai_1.Sch). Hoc khi nhn OK, xut hin biu tng Sheet1.Sch cn bi en th g tn ngay.

t tn cho bn v Sch ri nhn p chut 5. Nhn p chut tri vo biu tng va t tn ...Sch Xut hin mn hnh thit k SCH: Trong hnh vung mu c 2 Tab: + Explorer : Qun l cc file*.ddb + Browse Sch : Dng ly linh kin trong th vin ra

Cng c to th vin SCH

Cng c khi v mch nguyn l: ni dy, to bus 6. Thit lp mt s ty chn trc khi v SCH: + Chn kch thc kh giy ca bn v SCH: Chn Design / Options Xut hin hi thoi Document Options:

B1: Chn kh giy

B2: Nhn OK B3: Chn View / Fit Document Sch chim ton b ca s. + Chn Tools /Preferences [phm tt T, P] M hi thoi schematic Preferences: cho php thit lp la chn u tin khi v Sch:

B1: Chn Tab

B2: nh du

B3: Nhn OK

B4: Chn File / Save [phm tt F, S]. Bn v s c lu trong Documents folder. 7. Thm th vin vo danh sch cc th vin : Trc khi v mch cn thm cc th vin vo

B1: Chn Browse Sch

B2: Chn Libraries

B4: nhy p vo th vin cn thm

B3: Nhn Add/Remonve B5: bm OK kt thc

Cc th vin nm trong C:\Program Files\Design Explorer 99 SE\Library\Sch Hai th vin c bn cha hu ht cc thit b cn thit: - Miscellaneous Device.lib: cha cc thit b tng t c bn C mc nh - Protel Dos Schematic.lib: cha cc thit b s c bn Proel 99 SE cho php thm vo 2 loi th vin dng *.ddb v *.lib. Cc th vin thng dng l: AMD Analog.ddb, Analog Device.ddb, Atmel Programmable Logic Device.ddb, Dallas Misiellaneous.ddb, Intel Databooks.ddb, Lucent Misiellaneous.ddb, Maxim Analog/ Maxim Interface/ Maxim Misiellaneous.ddb, Micochip.ddb, Motorola Databooks.ddb, Nec Databooks.ddb, NSC Converter/ Databooks.ddb, Philips.ddb, Protel Dos Schematic Libraries.ddb, Sim.ddb, Spice.ddb. 8. Tm mt linh kin: C 2 cch Cch 1: Tm trong Find Schematic Componet Cch ny khi cha bit linh kin th vin no. V d: cn tm IC- 74LS245

B2: Ghi tn linh kin cn tm

B4: Hoc nhn Place ly lun linh kin

B1: Nhn Find

B4: Nhn Add xc nh th vin cha linh kin cn tm. Sau nhn Close.

B3: Nhn Find Now tm. Nhn Stop nu cn dng tm

Ch : + Cho php dng du * thay th cho mt xu k t trong tn linh kin (VD: tm linh kin *74*245* th kt qu tm kim c th l SN74LS245 hay 74HC245). + Tm kim by Library Reference thng n gin v c tc tm kim cao hn by Description. + C th m th vin t menu bng cch vo Tools\Find Component [phm tt T, O].

Cch 2: Tm linh kin khi bit th vin cha n. VD: bit 74LS245 thuc th vin Protel DOS Schematic TTL

B1: Chn th vin

B2: Ghi tn *74*245* ri nhn Enter B3: Nhn Place a linh kin vo bn thit k

V d 1: Thit k mch dao ng a hi c s sau:

Bc 1: v s nguyn l Bm phm PAGE UP hai ln phng to cc li, ri thc hin theo th t sau 1/ Ly v t cc linh kin trn bn v: t 2 transitor: - Ly transitor 2N3904 Trc khi t linh kin nhn phm TAB in cc thng s cn thit. - Chn v tr t transitor ri nhn chut tri t Q1 nn bn v - Nhn phm X to Q2 i xng vi Q1, ri chn v tr t Q2 (thng s nh Q1 nn khng cn ghi). - Nhp chut phi hoc phm ESC thot khi ch t.

B1: Chn BJT.LIB

Kiu chn transitor B2: Ghi *3904* v nhn Enter. Chn 2N3904

B3: Nhn Place

B5: nhn OK

B4: Nhn phm TAB ghi cc thng s cn thit

t 4 in tr: ln lt t R1, R2, R3 v R4. Trc khi t R3 cn nhn phm TAB sa li gi tr Part Type l 1K.

t 2 t in khng phn cc: ln lt ly v t C1, C2 (Nhn phm SPACEBAR xoay t 900 trc khi t).

t jac cm 2 chn: ly v dt jac cm CON2 (trc khi t nhn phm X xoay jac)

Lu Sch bng cch chn File \ Save [phm tt F, S]. 2/ Ni dy cho mch: - Chn Place \Wire [phm tt P, W] hoc bm vo vo ch ni mch Con tr s l mt ch thp.-

nt trn thanh Wiring Tools

B2: Nhp chut tri Sau bm chut phi chuyn n im ni khc

Nhp chut tri

B1: Nhp chut tri (or Enter) nh ngha im bt u ri di chuyn con tr

B3: Bm chut phi (or phm ESC) kt thc ch ni dy Sau bm phm TAB xut

3/ Ghi nhn trn bn v: - Chn Place \ Net Label t menu hoc bm vo hin hi thoi Net Label

B1: Ghi nhn ri bm OK

B2: t nhn ri bm tri chut-

Bm chut phi (or ESC) kt thc.

Chn File \ Save [phm tt F, S] lu mch thit k. xem mch Sch, chn View \ Fit All Objects [phm tt V, F]. 4/ Kim tra mch thit k : - Chn Tools \ ERC t menu [phm tt T, E] M hi thoi Setup Electrical Rule Check-

- Chn Tab Rule Matrix Bm vo nt OK chy cc erc. Hin ln ca s vn bn thng bo li .

THIT K MCH IN 1. To file PCB mi: - T mi trng TK mch nguyn l vo File\ Close Design ng bn thit k SCH - Nhn vo m file Dahai_1.ddb:

Nhn p vo Documents

-

Chn File \ New t menu [phm tt F, N] Hi thoi New Document:

B1: Chn Tab Wizands

B2: Chn Printed B3: Bm OK

-

Ca s u tin l phn gii thiu Bm Next

-

Ca s tip theo l cc mu board v n v o di cho board m ta cn chn Chn Custom Made Board v n v o mc nh ( Imperial) Bm Next.

Ch : + Imperial c n v o l mils (H inch) + Metric c n v o l mm (H mt) + 1 mil= 2,54*10-3 mm ; 1000mil= 1inch= 2,54 mm. hai n v ny c th chuyn i qua li bng cch vo View \ Toggle Units [phm tt Q/q]. - Ca s tip theo thit lp kch thc cho board. VD trn chn kch thc mch l 2x2 inch l :

B1: Chn kch thc

B2: B 2 du tch Corner v Inner

B3:Bm Next

-

Ca s tip theo s hin th mu board, ta c th iu chnh kch thc nu cn Bm Next.

-

Ca s tip theo mc nh bm Next

-

Ca s tip theo chn s cc lp tn hiu Signal Layers thch hp cho thit k mc nh bm Next

-

Ca s tip theo chn kiu chn, ta cng nh mc nh ri nhn Next

-

Ca s tip theo chn cng ngh lm mch in :

B1: Chn ch xuyn l

B2: Chn mch in 1 lp B3: Bm Next

-

Ca s tip theo cho php thit lp cc kch thc nh nht ca ng mch, kch thc l Via, Cc thng s ny nn ch mc nh nu cha c kinh nghim Bm Next

Trong : + Minimum Track Size: rng nh nht ca ng mch in + Minimum Via Width: ng knh nh nht ca l cm ngoi linh kin + Minimum Via HoleSize: ng knh nh nht ca l cm trong linh kin + Minimum Clearance: K/c nh nht gia 2 ng mch

-

Ca s tip theo cho php lu cc ty chn nh l mt mu (cho php to cc bo mch mi da trn cc tham s ta nhp vo). Nu khng mun lu cc thit lp trn nh l mt mu, th b qua. Bm Next tip tc.

-

Bm Finish ng hp thoi Board Wizard

-

Vo File \ Save lu cc ty chn. Sau ng n File \ Close Bn TK mi c to ra vi tn mc nh PCB1.PCB:

- t tn cho bn thit k PCB:

B1: Bm vo Documents

B3: Chn Edit\Rename. t tn v bm Enter

B2: Bm vo PCB1.PCB

-

Nhn p vo biu tng Dahai_1.PCB m bn thit k PCB. Thm th vin PCB vo danh sch cc th vin:

B1: chn Tab Browse PCB

B2: Chn Libraries. Ri nhn Add/Remove M hp thoi PCB Libraries

Chn Generic Footprints

Th vin c mc nh

-

Ln lt nhn p vo th vin cn thm, ri nhn OK ng hp thoi.

- Chuyn SCH sang PCB:

B2: Chn Design\ Update PCB

B1: Nhn vo Dahai_1.Sch

-

Hp thoi Update Design. B 2 du tch Classes, cc thit lp khc mc nh. Bm vo Preview Changes kim tra li:

B 2 du tch Classes

-

Nu khng c li bm vo Execute thc hin chuyn i Sch Pcb Nu c li Vo bn v Sch sa li ri save li Sau thc hin li thao tc chuyn i Sch Pcb

B1: Chn Tab Changes

Thng bo li nu c

B2: Nu khng c li Bm Execute thc hin

-

Sau khi chuyn sang PCB hon tt, bm vo Dahai_1.PCB m bn thit k:

- Thit lp cc thng s cho PCB Workspace: Trc khi nh v cc linh kin trn bo mch PCB, cn thit lp mt s thng s 1/ Thit lp li li Snap grid: Chn Design\ Options t menu [Phm tt D, O]

B1: Chn tab Options

B2: t cc gi tr bng 25mil

B3: Chn li (Lines) hoc im (Dots)

B4: Bm OK

2/ Thit lp mt s u tin: + Chn Tools Preferences t menu [phm tt T, P] m hp thoi PCB Preferences B1: Chn Tab Options nh du vo Snap to Center B2: Chn Tab Dipslay b du tch cc Pad Nets, Pad Numbers, Via Nets. t trng Strings ch 4 pixels B3: Nhn OK

+ Bm phm L trn bn phm Hp thoi Document Options:

B1:Chn layers

B3: B 4 nh du Masks

B4: B nh du Drill Drawing B2: Bm Used On

B5: Bm OK

Kt qu sau khi thit lp mt s u tin:

- Sp xp cc chn linh kin trn bo mch:

-

Chn kch thc cc ng mch: Vo Design\ Rules:

Nhn p vo chn rng ng tn hiu

B1: Ghi cc thng s

B2: Nhn OK

-

Chn rng cho ng masse v ngun: T hp thoi Design Rules Bm Add ri lm cc thao tc nh theo cc hnh sau;

-

Ni dy cho mch: S dng ch t ng ni dy bng cch vo Auto Route\ All Hp thoi Autorouter Setup:

B1: nh du

B2: Nhn Route All

-

Tip theo nhn Yes

- M phng 3D: