1 A NEW 12-bits 40 MS/s, LOW-POWER, LOW-AREA PELINE ADC FOR VIDEO ANALOG FRONT ENDS 班級 :...
-
Upload
august-montgomery -
Category
Documents
-
view
213 -
download
0
Transcript of 1 A NEW 12-bits 40 MS/s, LOW-POWER, LOW-AREA PELINE ADC FOR VIDEO ANALOG FRONT ENDS 班級 :...
![Page 1: 1 A NEW 12-bits 40 MS/s, LOW-POWER, LOW-AREA PELINE ADC FOR VIDEO ANALOG FRONT ENDS 班級 : 積體所碩一 學生 : 林義傑 RCIM, Dept. of Electrical and Computer Engineering.](https://reader036.fdocument.pub/reader036/viewer/2022062804/5697bf771a28abf838c817b3/html5/thumbnails/1.jpg)
1
A NEW 12-bits 40 MS/s, LOW-POWER, LOW-AREA PELINE ADC FOR VIDEO ANALOG FRONT ENDS
班級 : 積體所碩一
學生 :林義傑
RCIM, Dept. of Electrical and Computer EngineeringUniversity of Windsor, Windsor, ON, N9B 3P4, Canada
![Page 2: 1 A NEW 12-bits 40 MS/s, LOW-POWER, LOW-AREA PELINE ADC FOR VIDEO ANALOG FRONT ENDS 班級 : 積體所碩一 學生 : 林義傑 RCIM, Dept. of Electrical and Computer Engineering.](https://reader036.fdocument.pub/reader036/viewer/2022062804/5697bf771a28abf838c817b3/html5/thumbnails/2.jpg)
2
Reference
D. Dalton, G. Spalding, H. Reyhani, T. Murphy, K. Deevy, M. Walsh, and P. Griffin,“A 200-MSPS 6-Bit Flash ADC in 0.6-μ m CMOS,” IEEE Trans. On Circuits and Systems-II, vol. 45, no. 11, pp. 1433-1444, Nov., 1998.
![Page 3: 1 A NEW 12-bits 40 MS/s, LOW-POWER, LOW-AREA PELINE ADC FOR VIDEO ANALOG FRONT ENDS 班級 : 積體所碩一 學生 : 林義傑 RCIM, Dept. of Electrical and Computer Engineering.](https://reader036.fdocument.pub/reader036/viewer/2022062804/5697bf771a28abf838c817b3/html5/thumbnails/3.jpg)
3
Outline
The common Pipeline ADC The proposed pipeline Adc ArchetectureMeasurement ResultsConclusion
![Page 4: 1 A NEW 12-bits 40 MS/s, LOW-POWER, LOW-AREA PELINE ADC FOR VIDEO ANALOG FRONT ENDS 班級 : 積體所碩一 學生 : 林義傑 RCIM, Dept. of Electrical and Computer Engineering.](https://reader036.fdocument.pub/reader036/viewer/2022062804/5697bf771a28abf838c817b3/html5/thumbnails/4.jpg)
4
ADC 應用頻率範圍及速度介紹
fs ≥ 2 fin
![Page 5: 1 A NEW 12-bits 40 MS/s, LOW-POWER, LOW-AREA PELINE ADC FOR VIDEO ANALOG FRONT ENDS 班級 : 積體所碩一 學生 : 林義傑 RCIM, Dept. of Electrical and Computer Engineering.](https://reader036.fdocument.pub/reader036/viewer/2022062804/5697bf771a28abf838c817b3/html5/thumbnails/5.jpg)
5
Introduction common Pipeline ADC
![Page 6: 1 A NEW 12-bits 40 MS/s, LOW-POWER, LOW-AREA PELINE ADC FOR VIDEO ANALOG FRONT ENDS 班級 : 積體所碩一 學生 : 林義傑 RCIM, Dept. of Electrical and Computer Engineering.](https://reader036.fdocument.pub/reader036/viewer/2022062804/5697bf771a28abf838c817b3/html5/thumbnails/6.jpg)
6
ADC 工作模式
Voltage-Mode
Current-Mode
![Page 7: 1 A NEW 12-bits 40 MS/s, LOW-POWER, LOW-AREA PELINE ADC FOR VIDEO ANALOG FRONT ENDS 班級 : 積體所碩一 學生 : 林義傑 RCIM, Dept. of Electrical and Computer Engineering.](https://reader036.fdocument.pub/reader036/viewer/2022062804/5697bf771a28abf838c817b3/html5/thumbnails/7.jpg)
7
The proposed pipeline Adc Archetecture
fs ≥ 2 fin
![Page 8: 1 A NEW 12-bits 40 MS/s, LOW-POWER, LOW-AREA PELINE ADC FOR VIDEO ANALOG FRONT ENDS 班級 : 積體所碩一 學生 : 林義傑 RCIM, Dept. of Electrical and Computer Engineering.](https://reader036.fdocument.pub/reader036/viewer/2022062804/5697bf771a28abf838c817b3/html5/thumbnails/8.jpg)
8
Current-mode stage architecture
![Page 9: 1 A NEW 12-bits 40 MS/s, LOW-POWER, LOW-AREA PELINE ADC FOR VIDEO ANALOG FRONT ENDS 班級 : 積體所碩一 學生 : 林義傑 RCIM, Dept. of Electrical and Computer Engineering.](https://reader036.fdocument.pub/reader036/viewer/2022062804/5697bf771a28abf838c817b3/html5/thumbnails/9.jpg)
9
Current-mode stage architecture
![Page 10: 1 A NEW 12-bits 40 MS/s, LOW-POWER, LOW-AREA PELINE ADC FOR VIDEO ANALOG FRONT ENDS 班級 : 積體所碩一 學生 : 林義傑 RCIM, Dept. of Electrical and Computer Engineering.](https://reader036.fdocument.pub/reader036/viewer/2022062804/5697bf771a28abf838c817b3/html5/thumbnails/10.jpg)
10
Power dissipation and area of each stage
![Page 11: 1 A NEW 12-bits 40 MS/s, LOW-POWER, LOW-AREA PELINE ADC FOR VIDEO ANALOG FRONT ENDS 班級 : 積體所碩一 學生 : 林義傑 RCIM, Dept. of Electrical and Computer Engineering.](https://reader036.fdocument.pub/reader036/viewer/2022062804/5697bf771a28abf838c817b3/html5/thumbnails/11.jpg)
11
Measurement Results
SFDR=62.5dB
SNDR=58.3dB
![Page 12: 1 A NEW 12-bits 40 MS/s, LOW-POWER, LOW-AREA PELINE ADC FOR VIDEO ANALOG FRONT ENDS 班級 : 積體所碩一 學生 : 林義傑 RCIM, Dept. of Electrical and Computer Engineering.](https://reader036.fdocument.pub/reader036/viewer/2022062804/5697bf771a28abf838c817b3/html5/thumbnails/12.jpg)
12
Measurement Results
![Page 13: 1 A NEW 12-bits 40 MS/s, LOW-POWER, LOW-AREA PELINE ADC FOR VIDEO ANALOG FRONT ENDS 班級 : 積體所碩一 學生 : 林義傑 RCIM, Dept. of Electrical and Computer Engineering.](https://reader036.fdocument.pub/reader036/viewer/2022062804/5697bf771a28abf838c817b3/html5/thumbnails/13.jpg)
13
Conclusions
The proposed ADC architecture has
used a combination of current-mode
and voltage-mode stages to significantly reduce both power dissipation and area